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Process Design, Development, Fabrication and
Verification of a CMOS Technology for RIT
Jeremiah L. Hebding
Abstract — The motivation in creation of the Strongarm
process flow was to create a robust “enabling” process that
was easy to manufacture. Optimum process conditions have
been determined through extensive SUPREM simulation.
Electrical examination using ATLAS software allowed for
parameter extraction of the computer-generated devices.
Modeling the extracted parameters with standard device
physics equations allowed for a SPICE level-2 analysis that
could be verified through electrical testing of actual
fabricated devices. The technology was designed for a two
micron, twin-well process incorporating a 4Onm gate oxide
and an N+ poly gate. Source and drain implants are at 2E15
cm2, and a unique NMOS VT adjustment is used that occurs
during channel stop implant. The manufacturability of the
technology was observed through the successful fabrication
and verification of two initial lots in the Rochester Institute of
Technology (RIT) Semiconductor and Microsystems
Fabrication Laboratory (SMFL).
Index Terms—Strongarm Process, CMOS, Process
Development, Silvaco, Athena, Atlas, Terada-Muta, RITD.
I. INTRODUCTION
Modern CMOS processes are fine tuned to exact
process flows and specifications. Process simulation
software can help predict the outcome of a fabricated
integrated circuit technology, yet falls short if not validated
with actual fabrication and parameter verification. The
goal is to create a technology that works within a toolset’s
process capability and produces good results. Working
devices can be fabricated if a sound robust process is used
and care is taken to meet the process specifications.
The objective of this investigation was to develop a
new CMOS technology (referred to as the Strongarm
process) with a focus on ease of manufacturability and
ability to verif~’ the operating parameters of the
constructed devices. The process was designed for
robustness due to the varying conditions present in the
academic environment of the RIT SMFL. Due to the
expensive nature of processing integrated circuits,
Manuscript received May 21, 2003, This work was supported in part
by the Rochester Institute of Technology, Department of Microelectronic
Engineering.
J. Hebding is with the Rochester Institute of Technology, Rochester,
NY 14623 USA (e-mail:jlh6340@rit.edu).
extensive simulation was done to not only improve process
latitude, but also provide a background into the inner
workings and process sensitivities inherent in the
technology.
II. MOTIVATION
RIT is in a position to offer a unique opportunity to
students of not only Microelectronic Engineering, but also
across disciplines, including Electrical and Computer
Engineering. A strong and stable integrated circuit
manufacturing process will support collaboration between
departments, in which the Microelectronic Engineering
department can fabricate designed circuits and provide
SPICE models for circuit designers.
At the forefront of this initiative is the manufacturing
process and its abilities. A worthwhile process has a great
need for robustness. The academic environment present at
RIT focuses on education and learning, and cannot operate
with the strict tolerances that industry manufacturing
environments adhere to. As such the processes run in the
SMFL need to be tolerant of tool variances and processing
fluctuations.
At the same time, ease of manufacturability needs to be
attended to. With the premise that many students would be
manufacturing using the Strongarm process it had to be
easy to fabricate working devices using it. Unorthodox
processing techniques and complicated steps would surely
lead to failures.
Once well established, the Strongarm process is
intended to act as an “enabling” technology. The desire is
to have advanced devices integrated alongside CMOS
circuits. Quantum devices such as tunneling diodes, micro-
electrical mechanical systems (MEMS) and bipolar
technology can be constructed together with a CMOS
technology that will hold up to various processing
conditions.
Ill. DEVELOPMENT
RIT currently has multiple process flows, including a
twin-well submicron CMOS process [1]. The current
process is fabricated in EMCR65O Factory class and
suffers from a non-ideal manufacturing environment.
Multiple students over multiple lab sessions process lots a
process step at a time. Understandably students mis-
process wafers, not only being unfamiliar with the
manufacturing equipment, but also by not being able to
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know the exact conditions and results from previous steps.
Not only does care need to be taken to meet the process
specifications, but a robust process must be used to create
working devices. While the current factory class is an
excellent learning opportunity, it is not an ideal
environment to fabricate devices for the initiative that is
proposed.
The Strongarm process is a variation on past and
present CMOS processes at RIT, including methods from
RIT n-well, p-well and twin-well processes and other
process flows [2]. It began as a class development project
for EMCR6O4/704 Semiconductor Process and Device
Modeling [3], and as such it has seen extensive process
simulation and device modeling.
A. Process Flow
The Strongarm process is defined as follows:
• Scribe. 4pt Probe, RCA Clean
• Pad-Ox I - 20mm ramp to 1000°C in DryO2,
22mm DryO, w/TLC, 5mm DryO, soak, 20mm
N2 Purge, 30mm ramp down in N2
• Nitride I is flexible with thickness
• Lithography Level I is N-well
• N-well implant uses Pad-Ox 1 as screen
N-Well - P31 7.4E12 W 9OKeV
400m Pad
0x2.de
10 Ohm P-Type Subatrate
Figure 1: Representative Cross-section through N-Well
Implant
• Resist Strip, RCA Clean
• Locosl - 10mm Ramp to 950°C in DryO2,
120mm soak WetO,, 20mm N2 Purge, 30mm
Ramp Down in N2
• Oxynitride strip - 30sec in BOE
• Nitride strip in hot Phosphoric Acid
• P-well implant through PadOxl
P-Well - 511 7E12 ~? 5OKeV——,u,~,
500mm Steam
Well Drive - 4shrs (6
400mm Well Oxide
Figure 3: Representative Cross-section through Well
Drive - In
• Oxide Etch — I 0mm in BOE
• Pad-0x2 - Same recipe as Pad-Oxi
• Nitride2 is critical layer - Thin to allow Channel
Stop implant to pass into Nfet active region
• Lithography Level2 is Active Mask
• Resist Strip, Lithography Level3 is Channel Stop
(Reverse N-well mask>
• Channel stop implant acts as Nfet VT adjust
Char.nel Stop/Nfet V~ adjust -
511 SE12 ~& 200KeV
Oxide
I
Figure 4: Representative Cross-section through
Channel Stop Implant
• Resist Strip, RCA Clean
• Locos2 - 15mm ramp to 950°C in DryO2, 300mm
soak in WetO2, 5mm DryO2 purge, 20mm N2 purge,
20mm ramp down in N2
• Nitride Strip in [lot Phosphoric, I mm Oxide etch
in BOE
• Kooi Oxide - 10 mm ramp to 900°C in DryO2,
45mm soak in WetO,, 20mm N2 Purge, 20mm
ramp down in N2
• Lithography LeveI4 is Pfet VT adjust
Pfel V~ ad~sst - 811 2012 6
Figure 5: Representative Cross-section through PFET
Vr adjust
Figure 2: Representative Cross-section through P-Well
Implant
• Well Drive - 20mm ramp to 1100°C N2, 60mm
stabilization in N2, 360mm (6hr) DryO2 Purge,
2280mm (38hr) Soak in N2, 30mm Ramp in N2
• Temperature stays below 1100°C to allow 6in
processing
• Resist Strip, Kooi Oxide etch — I .5mm BOE,RCA
Clean
• Gate Oxide Growth - Same as PadOx I & 2
• Poly gates are doped with N250 spin on glass - 20
mm ramp to 1000°C in N2, 15mm soak N7, 30mm
ramp down in N2
• Etch SOG
• Lithography Level5 is Poly gate definition
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Figure 6: Representative Cross-section through
Polysilicon Etch
• Resist strip
• Lithography Level6 is N+ Source/Drain
• N+ S/D Implant, Resist Strip
• Lithography Level7 is P± Source/Drain
• P+ SID Implant, Resist Strip, RCA Clean
• Polysilicon is processed through a re-oxidation
and densification - 10mm ramp to 850°C, 15mm
soak in WetO2, 5mm DryO2 purge, 10mm ramp
down
Pa aID implant _____________________________
-Bil 2E15 ~
5OKeV
Figure ‘7: Representative Cross-section through
Polysilicon Re-Oxidation
• Deposit LTO
• S/D Anneal I 0mm ramp to 1000°C in DryO-,,
20mm soak in N2, 10mm WetO, soak, 10mm
ramp down in N2
• Lithography Level8 is Contact Cut
• RIE Oxide Etch, w/ follow-up BOE dip
• Resist Strip, RCA Clean
• Aluminum Sputter
• Lithography Level9 is Metall
• Aluminum Etch, Resist Strip
• Sinter - 20 mm. 425°C in T-l2/N2
300nm 5Dm’,-
~ -~‘ -~‘t’•~.~— —
Sb anneal - 20mm • _____________________________
Figure 8: Representative Cross-section through
finished process
B. Process Simulation
Silvaco simulation tools were employed to accurately
predict the outcome of devices fabricated with the
Strongarm process. Full process tolerances were explored,
with effects ranging from changes in film thickness,
NFET PFET
Channel Type surface buried
l-DVT +l.OV -l.OV
Gate Oxide 4Onm 4Onm
Junction Depth 0.S0jim 0.75l.tm
Surface Conc. NA=3El6cm3 ND=4El6cm’3
w/o adjust
Silvaco’s Athena was used to finalize the process steps
to meet the target specifications. Table I shows the
physical specifications for the CMOS devices, to which
SPICE Level-2 parameters were extracted through
numerical methods. Fig 9a and fig 9b show screen captures
of the simulated NFET and PFET. The devices were
simulated to a 2~.mm metallurgical length. Fig 10 shows a
family of curves for both an NFET and PFET with mask-









~:: N / 1.00B04
~ 2.50E-05 \ / ,- 8.505-05 ~
8 2.005-05 ~“~-~\ /7’ 6.005-05 8




.50 -3.0 -1.0 1.0 3,0 5.0
Drain Voltage IV)




implant dose/energy, and thermal budget being
investigated.
Table I: NFET & PFET Parameters for Simulated
Devices




Figure 10: NFET & PFET Family of Curves — L10,-=2~tm
C. Parameter Extraction
.2
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SPICE Level-2 parameters were extracted using
standard device physics equations. The equations and the
method for parameter extraction are seen in great detail in
Reference [3]. The reader is encouraged to seek this
reference for a more detailed explanation. What follows in
Table 2 is a summary of the extracted parameters on a
simulated PFET.












Following the completion of SPICE parameter
extraction a model was created and compared to simulated
Athena results. Fig 11 shows an overlay for a PFET of
Athena family of curves with extracted SPICE Level-2
models. The fit is good, yet shows the limitation of SPICE
Level-2 accuracy.
IV. FABRICATION
There is a definite need to verify any theoretical and/or
simulated device or process with real world results.
Following the work put into simulating and extracting
parameters from the theoretical devices the Strongarm
process was used to fabricate two initial lots of CMOS
wafers.
Figure 11: Overlay of Simulated & SPICE Level-2 Model
Family of Curves for a PFET — Lmct=211m
A. Electrical Test on Strongarm CMOS Lot #1
SPICE Level-2 parameters were extracted from the
fabricated devices. Measurements were taken on an
HP4 145 Semiconductor Parameter Analyzer, networked
via GPIB to a PC using Metrics software.
The NFET threshold voltage hit the target of lv (see
fig 12), with good uniformity within-wafer, and wafer-to-
wafer. The PFET threshold voltage came in at -2.1V (refer
to fig 13), or about 1.IV below the expected -IV.
Interestingly enough, this includes four process splits that
adjusted the PFET VT adjust implant between 2El2cm2
and no implant, with all wafers showing similar threshold
voltages. The problem is still currently under investigation
Table 3 shows the results of the SPICE Level-2
extraction performed on the fabricated devices of mask
drawn length of 81.tm. It should be noted the ~oL term equal
to 2.451.tm. This effectively makes the 811m devices
5.55 jim long, and gives good reason as to why mask drawn
lengths of 2j.tm did not yield. In examining the cause of
this it is noted that the polysilicon RIE was over
aggressive, causing a large undercut.
The j.t~ factor for the NFET seems unusually low for
the electron mobility. What needs to be noted is that this
term is calculated with a W~ of 8j.tm which may actually
be smaller. Over etch of Nitride2 could result in a
decreased width, as well as the birds-beak affect from
LOCOS2.
2.006-05










0.00 1.00 2.00 3.00 4.00 5.00 8.00
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Figure 12: NFET ID-VG Curve
-9.006-06
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igure 13: PFET ID-VG Curve
Table 3: SPICE Parameters from Measured NFET &
PFET
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RSD 600≤2-l.tm I 00C2-j.tm
S-Swing l25mV/dec I4OmV/dec
testing the repeatability of the Strongarm process, hut it
was also an excellent opportunity to assess the ability to
integrate a second technology with Strongarm fabricated
CMOS. Fig 16 shows a representative cross-section of the
proposed devices. As seen in fig 17 there was a large
variety of CMOS and RITD structures on the die.
Upon completion of the lot, electrical test was
conducted in the same way as the first lot. Threshold
voltages for the NFET and PFET proved to be the same as
the initial lot, showing the Strongarm process is repeatable,
including the PFET V1 issue.
N,~os PMOS ~RiTO2~
~F~dO~





Figure 16: Representative Cross-section of RITD
integrated with Strongarm CMOS
B. Strongarm CMOS Lot #2
As the first CMOS lot using the Strongarm process
came to completion a second lot was started. This second
lot was to be used to test the integration of CMOS
transistors with Resonant Interband Tunneling Diodes
(RITD) [4]. Not only was this a logical progression for























.5.0 -4.0 -3.0 -2.0 -1.0 0.0 1.0 2.0 3.0 4.0 5.0
Gate Voltage (V)










0.OOE+00 1.005*00 2.000+00 3.OOE+00 4.005+00 5.000*00
yin IV)
Figure 19: VTC for a CMOS Inverter— L=21.tm
Further electrical test into the CMOS structures on the
second lot proved a good family of curves for 2pm NFET
and PFET devices. This was encouraging, and attributed to
the fact that a different polysilicon etch was done, using a
different reactive ion etcher. Fig 18 shows the NFET and
PFET family of curves, while Fig 19 shows a voltage
transfer characteristic for a CMOS inverter, with drawn
gate lengths of 2p.m.
V. CONCLUSIONS
Strongarm has proven to be a very robust and well
characterized manufacturing process. Extensive simulation
and characterization created an excellent understanding of
the process and allowed a good prediction of how devices
would operate once fabricated. As the cost of
manufacturing IC’s increases, the ability to accurately
predict the results prior to committing to silicon becomes
critical. Accurate SPICE modeling from simulation can
help to speed up the design process for circuit designers,
enabling faster turnarounds.
As shown during this investigation, a robust and
repeatable process has been designed. This opens the door
for further development in the realm of integration with
additional devices, as seen with the RITD’s [5].
Additionally, the repeatable nature allows the ability for
RIT to design circuits that utilize the Strongarm process,
and view good working results.
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SPICE Parameter Extraction from Simulations
and Experimental Data
Robert L. Saxer Jr.
Abstract—SPICE parameters are a valuable tool used in
the designing of integrated circuits. SPICE parameters
communicate device behavior to circuit simulators. The
purchase and support of Silvaco’s UTMOST software
provided the function of extracting SPICE parameters
from devices at RIT. With this new capability, RIT can
obtain new levels of circuit simulation accuracy before
fabrication. A method of SPICE parameter extraction was
created and documented for simulated and experimental
data.
Index Terms— BSIM3, Parameter extraction, SPICE,
UTMOST.
I. INTRODUCTION
JN the production and development of modernintegrated cir uits, SPICE parame ers are a
important link between circuit designers and process
technology. Accurate SPICE parameters loaded into
simulation software provide an essential tool to test the
functionality and performance of circuit designs.
Increased model accuracy reduces the possibility of
critical errors and costly manufacturing iterations.
SPICE models are extracted from both physical devices,
and simulated devices. In the latter case, process
designers using process simulation can create simulated
devices, which are used to extract parameters. If the
process simulation contains the required accuracy, the
extracted SPICE models can be passed to circuit
designers. Using this method, the circuit designers can
update device models and modify their designs before
the physical process is initiated in the lab.
The objective of this investigation was to develop a
process of parameter extraction at RIT. To achieve the
desired accuracy, use of the higher-level SPICE models
was desired. The UTMOST parameter extraction
program by Silvaco International was utilized as it can
output and convert between many different levels and
versions of SPICE parameters. It was necessary to
Manuscript received May 19, 2003. This work was supported by
the Rochester Institute of Technology.
R. L. Saxer is with the Rochester Institute of Technology,
Rochester, NY 14623 USA(e-mail rlsl884@rit.edu)
develop an understanding of the extraction routines, and
strategy to complete this work.
Using the UTMOST software, methods of parameter
extraction have been documented; specifically a process
of extracting parameters was developed for both
electrical simulation results and electrical measurements
taken on RIT fabricated devices.
U. BACKGROUND
What is SPICE?
SPICE or Simulation Program with Integrated Circuit
Emphasis, simulators predict the electrical
characteristics of circuit elements. The simulator is used
to determine how a complex circuit will respond to
applied bias. SPICE requires a circuit schematic and
circuit element models as inputs, and provides a
simulated circuit response as the output. The elements
in a circuit may include resistors, capacitors, inductors,
diodes, field effect transistors, bipolar junction
transistors, transmission lines, voltage sources, and
current sources. Each of these circuit elements is
described by a list of SPICE parameters. It is necessary
to have accurate parameters for accurate SPICE
simulations. This project focused on parameter
extraction from MOS transistors.
Methods of simulating circuit elements include
physically based simulators such as ATLAS by
SILVACO, that use differential equations derived from
Maxwell’s laws. These simulators take in specific
biasing conditions, a device structure, like that of a
MOSFET, and solve for the carriers in the structure.
Electrical performance is determined by simulating
carrier movement through the structure. Physical
simulators are highly accurate when the appropriate
physics is programmed in. The simulators are very
useful for investigating single devices, but are not
generally used for circuit analysis. This is due to the
complex computing required to solve the multi
dimensional differential equations.
SPICE solves for current and voltages at each node in
a circuit similar to a student solving nodal and mesh
analysis in an undergraduate Electrical Engineering
Circuits class. Time is treated as the independent
variable in SPICE circuit simulations. The response of
7
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• • • rtraction and Requirements
I MOSFET SPICE models can be broken down along
~ometric and bias conditions. Parameters can be
•I,
~tracted by isolating the~se effects using methods
milar to a full factorial designed experiment. The
• meral requirements for extracting a MOSFET model
• • e as follows. The devices are to be biased in all
gions. Bias dependent parameters are extracted by
srrøt Length Large ialyzing and curve fitting each geometry device in the
Fig. 1. Extraction geometries. The diamond~ points indicate geometries llowing regions; the subthreshold region, the linear
suitable for extraction. The circle • geometries are useful as model
verification points. gion, and the saturation region. For extraction of bulk
capacitors, tile charge up ano discharge ettects are also effects, it is essential to have four terminal MOSFET
fitted to model equations, for use in SPICE. Transistors devices; gate, source, drain, and substrate (or well)
require an additional amount of complexity in their terminals. The necessary geometries required for
associated models. extraction are a large length and large width device,
large length devices of varying width, and large width
SPICE His(ory devices of varying length. The desired geometries are
shown graphically in Fig. 1. Large length and large
SPICE was originally developed by the University of width devices are used for extraction of the root SPICE
California, Berkeley in 1972. The original SPICE levels model. The other sets allow length and width effects to
1,2, and 3 were derived straight from undergraduate be decoupled. Layout of the desired geometries with 4
device physics text books. These SPiCE models were terminals each allows accurate BSIM3 model extraction.
strongly tied to physical meaning. However, the
mathematical implementation of these models was poor,
and the SPICE simulators had convergence problems
with these first models.
The Berkeley Short-channel Insulated gate field effect
transistor Model (BSIM) was created to improve
mathematical implementation and thus simulation
convergence. While the BSIM and BSIM2 models did
fit accurately and simulate well, they lacked physical
meaning. A model containing good physical meaning is
easier to extract parameters than a model without
physical meaning. Parameters with physical meaning
can be extracted by isolating a geometry or electrical
bias. Purely empirical parameters are determined with
curve fitting algorithms.
BSIM3 offers an improvement in physical meaning.
BSIM3 uses a single equation to define operation over
all bias conditions. This improves the continuity of I-V
and C-V curves. The BSIM3 model is made up of 185
parameters that describe the functionality of a MOSFET
manufactured with a certain process technology. Due to
its accuracy, the BSIM3 SPICE model was chosen for
extraction in this project.
UTMOST
UTMOST stands for Universal Transistor Modeling
SofTware. UTMOST is a data acquisition and
parameter extraction tool that can easily and quickly
create accurate SPICE parameter models. This software
can extract parameters from both simulated and physical
devices. UTMOST interacts with other SILVACO
software, and can control a variety of test equipment
including automated probe stations and parameter
analyzers.
Extraction in a New Technology Development Mode
SPICE parameters are necessary for the development
of new integrated circuits (IC). When developing an
entirely new process flow, new IC parameters need to be
made available for circuit designers.
By using a physical based simulator during
development, a starting SPICE model can be obtained
for circuit simulation. This approach fits nicely into the
process of technology development. During the
8
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development of a new technology, physical based
modeling is used to develop a process that gives the
desired results. ATHENA by SILVACO can virtually
take a wafer from starting substrate to metallization.
Once a complete device is constructed on the computer,
the device can be electrically simulated using ATLAS.
The use of CAD tools greatly reduces cost and time,
compared to exclusively developing a new technology in
the cleanroom.
Development starts with the simulation of processes,
and an entire device. The process flow is then modified
until the device demonstrates the desired electrical
characteristics. Once this is achieved, devices are
simulated with geometries suitable for extraction. These
devices are ‘electrically tested’ and the results are used
for parameter extraction. By making SPICE parameters
available at this early stage, the work of developing the
technology into a manufacturable process can occur in
parallel with circuit development and test.
Model VerWcation from Fabricated Devices
Once a manufacturable process is obtained, parameter
extraction can be repeated with real devices. For real
devices, the structure is created in the cleanroom, and
the electrical data is taken using a parameter analyzer.
A parameter analyzer will provide DC data for
extraction. Capacitance and high frequency parameters
are also necessaly for a complete SPICE model. These
parameters can be extracted by using C-v meters and
high frequency analyzers in a manner similar to DC
testing.
Ill. MOTIVATION
Parameter extraction is an enabling capability. It
enables the Microelectronic Engineering department to
provide circuit designers with accurate SPICE models.
SPICE parameters extracted from the RIT Subji
CMOS [I] or the RIT Strongarm [2j CMOS processes
are valuable in the design and development of complex
circuits. By using SPICE parameters extracted from
JUT processes, the circuit simulation should provide a
reasonable match to the manufactured result.
IV. PROCEDURE
Extraction from Simulated Devices
The Strongarm CMOS process simulation developed
in EMCR6041704 [3] was used as a starting point. The
“Semiconductor Process & Device Modeling” class
provides a study into the use of physical simulation to
model complex processes and electrical operation.
9
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The grid created by the initial ATHENA Strongarm
simulation was not optimum for ATLAS simulation.
DevEdit was used to reduce the number of nodes, and
the number of obtuse triangles. Fig. 2 and Fig. 3 show
the device before and after the regrid operation.
Although it is outside the scope of this project, it is
important to note that more accurate ATHENA
simulation results would have been obtained if extra
node points had been placed in the gate oxide and
polysilicon.
An ATHENA routine was then created that modifies
the starting structure into a full MOSFET of the
appropriate length. The ATHENA routine takes the
starting structure file, mirrors it on the right, cuts the
resulting structure to half the desired length, and mirrors
again on the right side. This method checks the critical
dimension of the channel length and uses variables to
return a device of the exact channel length specified.
This ATHENA routine was repeated 14 times in a
simulation file to produce structures of 14 different
lengths from the starting structure file.
Ijim l.6jjm
Ijim l.5jim
An ATLAS simulation was then created to perform
e necessary electrical simulations. Four drain current
aphs are required for extraction of BSIM3 parameters,
r each device geometry.
IDS vs VGS stepping VBS, with a low VDS
IDS vs VDS stepping VGS, with a low VBS
IDS vs VGS stepping VBS, with a high VDS
IDS vs VDS stepping VGS, with a high VBS
Graph I was used by UTMOST to extract linear and
bthreshold region parameters. Saturation region
tput conductance parameters were extracted in Graph
In Graph 3, subthreshold conductance parameters are
— ~estigated. Graph 4 permits extraction of KETA, a
SIM3 bulk effect parameter.
Many bias points were necessary for suitable accuracy
in UTMOST extraction. This was due to the number of
points per curve, and the quantity of different
geometries. To handle such a large quantity of physical
electrical simulations (bias points > 14300) a fast
computer was required. A Linux workstation was
outfitted with dual AMD ATHLON MP-2600+
processors and 2 gigabytes of random access memory.
The station was essential for running the thousands of
lines of simulation code for several reasons.
1) This system did not stop mid simulation,
compared to the previous computers.
2) This system provided quick simulation turnaround
time. For example, if a line of simulation code
contains a syntax error, it is quickly arrived upon.
The pure speed of the system increased the pace
of troubleshooting.
The UTMOST interactive software was then used to
create a template logfile. The template logfile serves as
a vehicle for transporting external data into the
parameter extractor and contains the appropriate headers
describing bias information.
Batch mode UTMOST (using DECKBUILD) was
used to convert the ATLAS electrical data into an
UTMOST Iogfile format. Once in the correct format,
I
TABLE I









































Fig. 2. ATHENA process grid.
7 I S
Fig. 3. DevEdit modified grid. Optimized for ATLAS simulation
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the data was manually moved into the template logfile
under the appropriate headers.
The completed template logfile was ready for
extraction. Extraction of the BSIM3 model is simple at
this point. Parameters: TOX (oxide thickness), Xi
(source/drain junction depth), NCH (channel doping),
and NSUB (substrate or well doping) taken from the
ATHENA TONYPLOT were loaded manually into the
SPICE parameter file. TOX had to be loaded into
UTMOST, since no CV measurements were made from
which to extract oxide thickness. TOX is critical in
many of the extraction algorithm. Manually loading Xi,
NCH, and NSUB provide an accurate starting point for
the BSIM3 extraction routine.
Next the logfile was loaded and the extraction routine
run. Immediately after extracting the parameters, a
comparison between the data and the model was shown
for each bias region, and each geometry. Then the
parameters were automatically placed in the parameter
file.
If the results show good match up, then the process is
complete. If the model does not fit, then UTMOST
contains a number of optimization options. Figures 4-9
show the model fit, for a single geometry over all useful
bias conditions.
Width effects were neglected in the extraction of
simulated Strongarm CMOS BSIM3 models. ATHENA
is incapable at creating three-dimensional structures.
ATLAS does have the capability of creating and
measuring three-dimensional structures. However,
structures created in ATLAS are not the physically
simulated structures like those made in ATHENA. For
this project, it was desirable to understand how to
extract parameters from realistic simulations. Therefore,








Fig. 5. lOS vs VOS. VDS in the Linear region. Linear Scale
= 257.41
-‘ lOS vs. VGS
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Fig. 4. Subthreshold bias conditions. VDS in the Linear region. Log scale
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Fig. 6. Linear and Saturation bias regions. Low VBS.
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IDS vs. vcs ructures. In addition, each test device is required to be
four terminal device.
A National Instruments GPIB-232CT-A serial to
P18 converter box was obtained, along with a null
odem serial cable. With these connections, it was
)ssibie for the HP4145 to communicate with the
TMOST software.
The HP4 145 probes were connected to the device
~der test (DUT), and UTMOST was set to measure and
~tract. UTMOST then told the HP4 145 to bias the
~vice, as the setup required, and query for the next
wice hookup. While measuring each device, the
suits were shown on the workstation. If the final
~ ~mmary of results showed good match up, then the
ocess was complete. If not, then the parameters could
optimized. Note that no further measurements
~eded to be taken for optimization. UTMOST used the
ota or subsets of the data already taken to perform
timization.
Although the intent was to extract SPICE parameters
om fabricated devices, accurate models were not
eated. Communication between the extraction
~gineer and layout engineer did not occur early enough
request four terminal devices, and appropriate
~ometries.
V. CONCLUSION
A method of parameter extraction from both
4.00 6. ~perimental and simulated devices has been realized
id documentation has been created. The simulated
:rongarm CMOS process was used for BSIM3 spice
orameter extraction and the resulting model matched
__________ e original data. The full BSIM3 model is shown in
ppendix 1. A BSIM3 model was also extracted for a
aled version of the Strongarm CMOS process. The
suits also looked very good and the model is located in
ppendix 2.
The UTMOST software is capable of controlling and
~tracting parameters from other commonly used
easurement equipment. The methods learned and
mple instruction manual created will be easily
~pandable into the extraction of high frequency, and
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Fig. 9. Linear and Saturation bias regions. High VBS.
Extraction from Fabricated Devices
Extraction from fabricated devices was
straightforward once all the necessary connections were
in place. As listed previously, devices of the
appropriate geometry need to be present as test
APPENDIX
1[LEVEL ] 8
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2[VERSION 1 3.1 56[PD)BLCB] 0 VA~1.0
3[TNOM 1 27 degreesC 57[DROUT ] 0.1342 -
4[TOX I 4.40E-08 m 58[PSCBE1 ] 3.20E+09 V/rn
5[XJ ] 4.80E-07 m 59[PSCBE2 I 3.13E-08 V/rn
6[NCH I 2.94E+16 cmA~3 60[PVAG 1 0 -
7[NSUB ] 7.40E+15 cmA~3 61[DELTA ] 0.01 V
8[VTHO ] 0.8865 V 62[NGATE ] cmA~3
9[K1 1 1.246 VAO.5 63[ALPHAO ] mN
1O[K2 ] -0.0309 - 64[BETAO J V
11[K3 1 0 - 65[ALPHAI I IN
12[K3B ] 0 V’-l.O 66[IIRAT
13[W0 ] 2.50E-06 m 67[GEO
14[NLX ] 2.OOE-08 m 68[RSH ] ohm/square
15[DVTOW 1 0 m’~-1.0 69[RD ] ohm/square
16[DVTIW ] 0 m~’-1.0 70[RS J ohm/square
17[DVT2W 1 -0.032 V”-l.O 71[RDC ] ohm/square
18[DVTO J 2 - 72[RSC ] ohm/square
19[DVT1 ] 0.4731 - 73[NDS
20[DVT2 0.0422 VA~1.0 74[VNDS 1 V
21[VBM I V 75[LD ~ m
22[U0 1 832.97 cmA2.ONs 76[WD I m
23[UA ] 3.70E-09 mN 77[ACM I m
24[UB J -6.50E-18 (mN~’2 78[LDIF J m
25[UC ] -1.83E-10 V”-l.O 79[HDIF ] rn
26[VSAT j 1.47E+05 rn/sec 80[N 1 m
27[A0 1 0.5295 - 81[JS ] Nm”2
28[AGS 1 0 VA.1.0 82[JSW ] Aim
29[B0 1 0 m 83[IS ] A
30[B1 ] 0 m 84[MOBMOD ] I -
31[KETA 1 -0.0722 VA~1.0 85[TEMPMOD] -
32[A1 1 0 VA~1 .0 86[PRT 1 0 ohm*um/C
33[A2 1 1 - 87[UTE 1 -1.5 -
34[RDSW ] 569.99 ohm*umAWR 88[KT1 1 0 V
35[PRWG ] 0 VA~1.0 89[KT1L 1 0 V*m
36[PRWB 1 0 V”-.S 90[KT2 ] 0 -
37[WR ~ 1 - 91[UAI I 4.30E-09 mN
38jVVINT j 2.14E-08 m 92[UB1 I -7.60E-18 (rnN)”2
39[LINT ] 1.17E-08 m 93[UC1 ] -5.60E-11 VF~~1.0
40[XL 1 0 m 94[AT I 3.30E+04 rn/sec
41[XW ] 0 m 95[VFB V
42[DWG I 0 mN 96[PHI ] V
43[DWB j 0 mN”0.5 97[GAMMAI j VAO.5
44f’JOFF 1 -0.0952 V 98[GAMMA2 I VAO.5
45[NFACTOR j 1.128 - 99[VBX ] V
46[CIT j 0 F/m”2 100[XT ] m
47[CDSC ] 2.42E-05 F/m’~2 101[VBI ] V
48[CDSCD 1 0 FNm”2 102[NQSMOD 1 0 -
49[CDSCB 1 0 FNm’~2 103[ELM ] -
50[ETAO ] 0 - 104[WL 1 0 m”WLN
51[ETAB ~ 0 V”-l.O 105[WLN 1 1 -
52[DSUB ) 0.0341 - 106[WW ) 0 mAWWN
53[PCLM 1 1.395 - 107[WWN I I -
54[PDIBLCI 1 0.0489 108[WWL j 0 mAWWN+WLN
55[PDIBLC2I 1.OOE-05 109[LL 1 0 m’~LLN
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110[LLN ] I - 164[TRS2 J 1/K’~2
111[LW ] 0 m”LWN 165[CGSL
112[LWN ] I - 166[CGDL




117[NOIMOD I 171[DLC ] 0
118[NOIA ] - 172[DWC 1 0
119[NOIB 1 - 173[WMIN I
120[NOIC ] - 174[WMAX
121[EM ] V/rn 175[LMIN ]
122[EF I V/rn 176[LMAX I
123[CAPMOD ] 2 - 177[SMOOTH
124[INTCAP I - 178[ABULKLIM]
125[VFBCV - 179[NLIM I
126[CJpar 1 0 F 180[LAMBLIM I
127[CJSWpar] 0 F 181[UEFFLIM]
I28[XPART 1 0 182[PARAMCHKI
129[CGDO I F/rn 183[BINUNIT]
130[CGSO ] F/rn 184[BERK
131[CGBO ] F/rn 185[DELVTO I V
132[FC I F/rn
I 33[CJ 1 2. Simulated Strongarm CMOS [Scalled]
I 34[PB I DEVICE PARAMETER LISTING
135[MJ SPICE: SmartSpice
136[CJSW ] F/rn MODEL: BSIM3v3.1L8
137[PBSW ~ F/rn
138[MJSW I NAME OPTIMIZED UNIT
139[CJSWG I
140[PBSWG I 1[LEVEL ] 8
141[MJSWG I 2[VERSION] 3.1
142[CBD 1 F 3[TNOM I 27 degreesC
143[CBS I F 4[TOX I 2.00E-08 m
144[JCAP I 5[XJ ] 3.50E-07 rn
145[TEMPLEVI 6[NCH I 1.38E+17 crn”-3
I46ITEMPLEVCI 7[NSUB I 3.30E+16 cm~-3
147[EG ] eN 8[VTHO ] 0.9096 V
148[GAPI ] eV/K 9[KI ] 1.184 V”0.5
149[GAP2 ] K 10[K2 1 -0.00783 -
150[XTI ] 1I[K3 1 0 -
151[TCJ I 1/K 12[K3B 1 0 VA~1.O
152[TPB I 13[W0 j 2.50E-06 m
153[TMJI I 1/K 14[NLX ] 2.19E-08 m
154[TMJ2 I 1/K”2 15[DVTOW I 0 m”-l.O
155[TCJSW I 1/K 16[DVT1W 1 0 rnA~1.0
156[TPBSW j V/K 17[DVT2W ] -0.032 V”-l.O
157[TMJSW1 ] I/K 18[DVTO 1 2 -
158[TMJSW2 I 1/KA2 19[DVT1 0.2247 -
159[TTT1 I 1/K 20[DVT2 I 0.0877 V’~-1.0
160[TTT2 I 1/K’2 21[VBM I V
161[TRD1 I 1/K 22[U0 1 625.72 cmA2.ONs
162[TRD2 I 1/KA2 23[UA I 1.64E-09 rnN
163[TRS I I/K 24[UB I -8.70E-19 (rnNY’2
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25[UC ] -7.80E-11 V’~-1.0 79[HDIF I
26[VSAT ] I .07E+05 rn/sec 80[N I m
27[A0 I 0.4529 - 81[JS ] AIm”2
28[AGS I 0 V’~-1.0 82[JSW I Aim
29[B0 ] 0 m 83[IS I A
30[B1 ] 0 rn 84[MOBMOD I I -
31[KETA ] -0.0422 V”-l.O 85[TEMPMOD] -
32[A1 I 0 VA~1 .0 86[PRT ] 0 ohm*um/C
33[A2 I I - 87[UTE ] -1.5 -
34[RDSW ] 686.14 ohm*umAWR 88[KTI 1 0 V
35[PRWG 1 0 VA~1.0 89[KTIL j 0 V*m
36[PRWB j 0 VA~.5 90[KT2 ] 0 -
37[WR ] I - 91[UAI ] 4.30E-09 rn/V
38[WINT ] 5.40E-08 m 92[UB1 ] -7.60E-18 (mN)”2
39[LINT ] 6.70E-08 m 93[UC1 ] -5.60E-11 V’~-1.0
40[XL ] 0 m 94[AT J 3.30E+04 rn/sec
41[XW 1 0 m 95[VFB ] V
42[DWG 1 0 rn/V 96[PHI I V
43[DWB ] 0 mNAO.5 97[GAMMAI I VAO.5
44[VOFF 1 -0.1031 V 98[GAMMA2 I VAO.5
45[NFACTOR] 1.035 - 99[VBX ] V
46[CIT ] 0 F/rnA2 100[XT I m
47[CDSC ] -2.69E-04 F/mA2 10I[VBI ] V
48[CDSCD ] 0 FNm’~2 102[NQSMOD I 0 -
49[CDSCB 1 0 FNm”2 103[ELM I -
50[ETAO ] 0 - 104[WL 1 0 rn”WLN
51[ETAB I 0 VA~1,0 105[WLN ] I -
52[DSUB J 0.0706 - 106[WW 1 0 m”WWN
53[PCLM ] 0.9076 - 107[WWN ] I -
54[PDIBLCI] 0.00496 - 108[WWL ] 0 rnAWWN+WLN
55[PDIBLC2] 8.30E-04 - 109[LL ] 0 mALLN
56[PDIBLCB] 0 V”-l.O I10[LLN ] 1 -
57[DROUT ] 0.0706 - 111[LW 1 0 m’~LWN
58[PSCBEI I 5.50E+09 V/rn 112[LWN I I -
59[PSCBE2 ] 2.97E-08 V/rn 113[LWL 1 0 m~’LWN+LLN
60[PVAG J 0 - I 14[NLEV I
61[DELTA 1 0.01 V 115[AF
62[NGATE I cmA~3 116[KF
63[ALPHAO] mN I17[NOIMOD I
64[BETAO ] V 118[NOIA I -
65[ALPHAI ~ IN 119[NOIB ] -
66[IIRAT ] 120[NOIC I -
67[GEO ] 121[EM I V/rn
68[RSH I ohm/square 122[EF j V/rn
69[RD ] ohm/square 123[CAPMOD ] 2 -
70[RS I ohm/square 124[INTCAP I -
7I[RDC I ohm/square 125[VFBCV ] -
72[RSC I ohm/square 126[CJpar 1 0 F
73[NDS I 127[CJSWparJ 0 F
74[VNDS ~ V 128[XPART ) 0
75[LD ] 129[CGDO ] F/rn
76[WD ] m I30[CGSO I F/rn
77[ACM ] rn 131[CGBO ] F/rn
78[LDIF ] m 132[FC j F/rn
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Moving RIT to Submicron Technology:
Fabrication of O.5jim P-Channel MOS Transistors
Lisa M. Camp
Abstract— In this investigation, efforts have been made
to move the Microelectronic Engineering Program at
Rochester Institute of Technology to the next technology
node by developing and fabricating a 0.5gm PMOS
process. Currently, RIT is fabricating 1.0~im CMOS
devices. A successful O.51im PMOS process can be
incorporated into a full flow 0.5~tm CMOS process. Both
process and electrical simulations were done in order to
predict performance. Key process features include blanket
n-well, LOCOS isolation, lSnm gate oxide, i-line
lithography, self-aligned source and drain, P+ doped
polysilicon gates, and shallow source and drains. A test
chip was created and the fabrication process was
completed. The process was unable to produce working
devices. The failure mode is residual oxide in the contacts
to the polysilicon gates.
Index Terms— Submicron Technology, PMOS, CMOS,
Moore’s Law,
1. INTRODUCTION
In order to be competitive, the cost of manufacturingelectronic d vi es n eds to continually decre se. A
reduction in cost is achieved by shrinking the sizes of
the devices, which allows more transistors to fit on a
chip and more chips to fit on a wafer. Moore’s Law
predicts that the number of transistors that fit onto an
integrated circuit will double evety 18 to 24 months.
Since its inception 21 years ago, the Microelectronic
Engineering program at Rochester Institute of
Technology has evolved to keep pace with innovations
in the semiconductor industry. The participation of
students in technology development educates the critical
workforce needed for the industry. Currently, RIT has
the capability of manufacturing 1.Oj.tm CMOS
technology on 6” wafers. The smallest transistor made
at RIT to date is O.751.tm.
In this investigation, efforts have been done to move
RIT to the next technology node. The development of a
O.5).tm PMOS transistor will serve as an initial feasibility
study on the ability to fabricate O.5j.tm technology using
the facilities at RIT. A successful
Manuscript received May 19, 2003
O.51.tm PMOS process can be incorporated into a full
flow O.5~im CMOS process.
Although advanced features are recommended, this
process is simplified due to time constraints. LOCOS
will be used instead of shallow trench isolation, P+
doped polysilicon gates will be used to eliminate the use
of a threshold adjust implant, and shallow source-drain
structures will be used without adjacent deep source-
drain structures. The advanced process features are not
critical for this particular study.
The design of a new test chip is required for use in the
fabrication of the O.5~im PMOS transistors. Prior to
fabrication, process and electrical simulations are
essential in predicting performance.
A. Layout
II. TEST CHIP DESIGN
The layout was done using Mentor Graphics IC
Station. Four process layers were used to create the
devices. Active is the first layer and defines the areas
where the transistors will be built. The widths of the
active areas define the widths of the transistors. The
active area is also used to define alignment marks. The
second layer, poly, defines the location for the
polysilicon gates. The lengths of the poly lines define
the lengths of the transistors. The smallest length in the
layout is O.5!inl and the largest length is 51.tm. Contact
cut, the third layer, defines the areas for the contacts.
This layer defines source and drain contacts to metal in
the active areas and gate contacts to metal in field areas.
The final layer is the metal, which is used to create both
interconnects and bond pads.
The layout contains a variety of transistors with
different lengths and widths. The smallest transistor has
a length of O.5jim and a width of I .O~.irn. Verniers and
Van der Pauw test structures were also included.
B. Mask
The test chip layout was then used to create four
masks for use in the fabrication process. The mask set
was made with a Perkin Elmer MEBES III for use with a
Canon FPA 2000i1 i-line exposure tool.
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Ill, DEVICE CALCULATIONS
Calculations using device physics equations were
done in order to determine threshold voltages. The
selected doping levels are 4E19/cm3 for the heavily
doped P+ source and drain, and 2E17/cm3 for the
blanket N-well. The devices are designed for use with
3V technology. The device equations and the results for
calculations using both P+ doped and N+ doped
polysilicon gates are shown below in figures I and 2.
The gate oxide thickness is 150A and Nss is set at
I El 0/cm3.





Fig. 2. Results for Threshold Voltage Calculations.
In order to prevent punch through from occurring,
the depletion regions of the p-n junctions of the source
and drain can’t touch. An effective channel length is
defined as the depletion width of the source and the
depletion width of the drain subtracted from the mask
length. When a maximum reverse bias voltage of 3V is
applied to the source and drain, the effective channel
length must be greater than half the gate length. The
calculation shown below verifies that punch through will
not occur for the smallest device with a mask length of
0.51.tm.
A. Process
Silvaco Supreme International Athena software
package was used to simulate the process flow. Implant
and thermal processes were designed in order to create
the appropriate doping levels at the surface. The doping
profiles of the source-drain and the well are shown in
figure 3. The N-well profile was achieved by using a
P31 implant at 15OKeV with a dose of 1E13/cm2
followed by a 4 hour drive in at l025C in an N2
ambient. The junction depth of the well is l.2~.tm, which
is deep enough to accommodate a shallow source and
drain. The source and drain profile was created using a
Bf2 implant at 5OKeV with a dose of lEl5/cm2. The
anneal process was done by ramping from 800 to 900C
for 20minutes, soaking for lOminutes at 900C, and
ramping down from 900 to 800 in 20minutes. The low
temperature anneal resulted in a junction depth of
0. 22 tim.
:~ S!D ~ 1
“ - Na at Surface = 449E19 1cm3




Fig. 3. Simulated impurity profiles
B. Electrical
Silvaco Supreme International Atlas software package
was used to simulate the electrical performance of the
process. The structure used for the simulations is shown
in figure 4 with the electrodes labeled.
TI ; ,~. •~, ,~ ~ ~ old
voltage ex~r~c ~v~4seW~ The
threshold voltage was extracted for devices with
different gate lengths in order to study the threshold
voltage roll off phenomena. Simulations were done for
devices with both N+ and P+ doped polysilicon gates.
For the smallest device, the threshold voltage was —
0.795V using a P+ doped gate and —1 .872V using an
N+ doped gate. Graphical results of the simulations are
shown in figures 5-6.
kT (NdBulk Potential: Øn = +—LnI
q \~fl~
Work Function Difference: Øms = Øm — (~ + + Øn)
qNss — Xo~ p(x)ax
Flatband Voltage: VJb = Øms —
C’ox C’ox ~, Xox
Threshold Voltage: Vt = VJb—2Øn——-~——..j4c,qNd(2Øn)
C ‘ox
Fig. I. Device Physics Equations used to determine threshold voltages.
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Fig. 6. Ids-Igs curves for devices with different gate lengths.
The bottom curve represents the threshold voltage for devices
using P+ doped polysilicon gates and the top curve shows the
threshold voltage for devices with N+ doped polysilicon gates.
V. RESULTS
The fabrication process was completed. The
electrical test results revealed that working transistors
were not achieved. Voltage applied across the source
and drain terminal resulted in no current flow. This
indicates that depletion mode devices were fabricated.
Until voltage is applied across the gate, the devices will
not conduct. When voltage was applied across the gate,
however, the devices still did not conduct.
Van der Pauw structures were also tested. The metal
and source/drain structures conducted and the sheet
resistances were determined. The poiy gate Van der
Pauw structures did not conduct. This indicates that a
good connection is unable to be made to the polysilicon
gates. When 30V was applied to the poiy Van der Pauw
structures, the oxide broke down and the devices began
to conduct. The high breakdown voltage suggests that
about 200 to 300A of residual oxide is located inside the
gate contacts.
The exact cause of the gate contact problem is not
known and is still under investigation. There are a few
possibilities for the presence of residual oxide.
The contact cut etch process is the most likely cause
of the residual oxide. Thermal oxide is grown for about
5 minutes during the source-drain anneal. During this 5
minutes, about I 000A is grown. This thermally grown
oxide is not removed. Later in the process, low
temperature oxide (LTO) is deposited over the thermally
grown oxide. During the contact cut etch, the LTO and
the thermally grown oxide both need be etched. The
etch rate is determined using a wafer with LTO. A 15%
over etch is then added to a calculated etch time.
Normally, a 15% over etch is adequate. However, the
thermally grown oxide etches slower than the LTO. The
15% over etch was enough to clear the source and drain
contacts, but it was not able to clear the gate contacts.
This indicates that more oxide was present over the
polysilicon regions. Using a quick process simulation, it
was revealed that heavily doped polysilicon oxidizes
faster than silicon. The problem can be resolved by
adding in a larger over etch, 25% to 40%, or by etching
the oxide grown after anneal in a wet buffered oxide
etch.
Topography differences between gate and active
regions may have caused the LTO to deposit thicker
over the polysilicon gates. Etching longer during the
contact cut etch would solve this problem.
Another possible cause of gate contact failure is the
spin on glass used to dope the polysilicon. Spin on glass
containing impurities is coated over the polysilicon,
baked, annealed in a furnace, and etched off in a
buffered oxide etch. If the wet etch did not remove all
the spin on glass, then there would be a thin layer of
glass left over the gate areas. This cause is possible, but
not likely, because the failure occurred with both N+
and P+ doped polysilicon gates. The chance that both
processes left residual glass over the polysilicon is low.
TABLE I SHEET RESISTANCE RESULTS DETERMINED USING
VAN DER PAUW STRUCTURES
Rs=~ r
Ln(2) ~I
Rs(mela!) = 51 .5ohm / sq
Rs(S / D) 82.2oh’n / sq
VI. FUTURE WORK
Additional work needs to be done to improve the
0.5~.tm PMOS process. A 0.5j.tm NMOS process also
needs to be developed. In the future, successful 0.5~.lm
PMOS and NMOS processes can be integrated into a
0.5~.t.m CMOS process with STI, silicide, and dual-
doped polysilicon gates.
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Design and Fabrication of FinFETs on SOT
Substrates
Steven D. Kirby
Abstract—A Fin Field Effect Transistor (F1nFET) is one
of several novel devices that may be used in the future to
minimize short channel effects. The F1nFET is fabricated
on silicon on insulator (SOt) substrate and uses basic
integrated circuit processing techniques to obtain a double
gate structure. The double gate structure helps to improve
subthreshold characteristics and provides low leakage
current. The objective of this project was to improve the
F1nFET device built at fliT. Functioning FinFETs were
designed and fabricated previously at RIT. The new
design and process changes will help in the understanding
of issues found in previous test results. The design includes
FInFET structures, fin resistors to determine series
resistance, and contact structures. The process flow was
based on the flow used previously at RIT. One processing
change is the use of rapid thermal anneal (RTA) as
opposed to furnace anneals. The fabrication of FinFETs
was completed. The testing showed that there was a
contact resistance issue along with a high shunt
conductance. The resulting threshold voltage was
approximately IV. There was no obvious difference in the
threshold voltage or saturation current between the planar
and FinFET devices.
I. INTRODUCTION
The need to make faster, cheaper devices has forcedthe micr electronic industiy to scal MOSFETs
(metal oxide semiconductor field effect transistor) to
smaller sizes. As they are scaled below 5Onm, it will
become more difficult to deal with short channel effects.
It will become necessary to find a new structure that can
help to overcome these problems.
One recent improvement that has become very
common in many applications is the use of SOI devices.
These result in devices that are isolated from the bulk of
the substrate. This results in lower source/drain
capacitances. It also allows for lower power
consumption andlor higher speeds.
One novel device that uses the benefits of SOl is a
FinFET. The FinFET consists of a thin silicon fin
connecting the source drain contact areas. The gate
surrounds the fin. This structure allows the device to act
as a double gate device. The FinFET gains the benefits
of both SOl and double gate devices.
Manuscript received on May 20, 2003.
Fig. I shows the basic FinFET design.
The FinFET is a double gate device. The surround
gate is able to control the current from both sides of the
channel. As the aspect ratio of the fin is increased, the
top surface has little control in comparison to the sides.
This double gate allows for more gate control. This gate
control results in better subthreshold characteristics
including subthreshold swing and lower leakage current.
It is also possible to achieve high drive currents with
small-area devices.
There are some issues with the design and fabrication
of a FinFET device. The silicon thickness on the SOt
substrate must be dealt with. This needs to be fairly thin
but high aspect ratios for the fin must also be met. This
is difficult when the silicon thickness reaches the couple
thousand-angstrom range. The gate stack is also more
difficult. It is desired to form the gate stack on the
vertical sidewalls. It is very difficult to get a uniform
gate oxide and conductor on the sidewalls. Another
problem is the lack of an accurate TCAIJ model for the
FinFET making the device very difficult to model.
Although there are many difficulties associated with
FinFETs, there are also many benefits. FinFETs have
the advantages low source/drain capacitance, lower
power and high speed like an SOI device, but also add
the benefits of double gate devices. According to the
ITRS, the FinFET could be a common device in future
semiconductor applications.
Fig 1 Basic FinFET Design
21
Kirby, Steven I). 21 a Annual Microelectronic Engineering Conference, May 2003
II. DESIGN AND FABRICATION
A. Design ofa FinFET
FinFETs were designed and fabricated previously at
RIT[3J. Functioning devices were testing. The results
showed that there was a large amount of series
resistance. The new design contains structures that will
help in the understanding of this series resistance and
functioning of the FinFET. The design includes
FinFETs with vaiying fin and gate widths (I to 4 pm).
It also includes fin resistors (no gate) and Transfer
Length Method (TLM) structures were included. The
design also included FinFET devices with short fins in
an attempt to minimize the series resistance,
Source
Fig. 2: Basic Layout of a F1nFET device
B. Fabrication ofa FinFET
FinFETs were fabricated using the previously
fabricated mask. The starting substrate was p-type SOl
with a 1900 A silicon layer over 4000A buried oxide.
Regular p-type crystalline silicon wafers were also used.
The process used was similar to the previously used
process with a few key differences. Previously, the
silicon fin etch and the poly gate etch were done using
the STS deep RIE tool. The process presented here uses
a Drytek Quad RIE tool with SF6 and CHF3 plasma for
the Si fin etch and a Lam plasma etcher with SF6 and
02 for the gate etch. This process also uses rapid
thermal annealing (RTA) for the implant anneal step as
opposed to a long furnace anneal, RTA is used to help
with the thermal budget, which will become smaller
when the FinFET is scaled smaller in the future at RIT.
For this process, all patterns were defined using a GCA
g-line stepper with a minimum critical dimension of
lj.un. Table I gives an overview of the process used.
III. RESULTS AND ANALYSIS
I Electrical testing was done on the fabricated FinFETStep Process
uevices. The testing was done on an HP4145 analyzer.
1 Litho Level 1: SIDIF1n Definition
2 Si Etch (Drytek Quad RIE)
3 Gate Oxide Growth (150A, Dry 02, I000C)
4 3ate Poly Dep (3000A LPCVD)
5 Litho Level 2: Gate Definition
6 Poly Gate Etch (LAM Plasma Etcher)
7 Sac Oxide Growth (100A Dry 02, I000C)
8 SA Gate Implant (P31, 1E15, 55keV
9 RTA (I000C, 3Osec)
10 LTO Dielectric (3000A LPCVD)
11 Litho Level 3: Contact Cut Definition
12 ~C Etch isotropic Buffered HF
13 Metal Dep: Sputter Al/Si (1%)
14 Litho Level 4: Metal Definition
15 Metal Etch: Isotropic Wet Etch
16 Sinter: 425C 30 minutes
Gate
Drain
Table I: Process Overview for FinFET Fabrication
Fig. 3 and 4 show pictures from an optical
microscope of the completed FinFETs.
- heal victure for l~i A 20um Fin —
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The devices on the SO! substrate showed functioning
field effect. A family of curves and threshold voltage
were achieved for various FinFET sizes. Fig. 5 shows
the family of curves plot for a 2x20 ~nn F1nFET.
2x20~mFlnFET FamIlyof Curv.s
Vd.
Fig 5: IDS-VDS characteristics for 2 x20 lam FinFET
From this plot, we see that there appears to be non-
ohmic contact behavior. This is similar to results from
previous work at RIT. We also see that there is a large
amount of leakage current. This leakage current is due
to a shunt conductance. Fig. 6 shows the schematic that
shows where this is coming from where Rc is the contact
resistance, Rs is the series resistance and G is the shunt
conductance.
Fig. 6: Schematic of Tested Structure
The non-ideal linear-region characteristics likely
come from either the long fins or from the contact
resistance. The new mask design will be able to show
which of these structures actually has the higher
resistance. A shorter fin could result in lower series
resistance. A high contact resistance could result from
making contacts on the thin silicon layer. Although the
deposited aluminum was saturated with silicon already,
there is a chance that the long sinter helped to consume
much of the shallow source drain, This could result in
the high series resistance. The contact resistance could
be improved by finding the optimal sintering process for
thin SOI or by growing or depositing raised source drain
contact areas. This could be done by growing epitaxial
silicon or by depositing polysilicon. Either of these
could help the problem with contacting thin source/drain
regions.
The threshold voltage for these devices could not be
found at low Vds because of the poor characteristic. For
this reason, the threshold voltage was found at
saturation. Vg was plotted against the square root of the
drain current at saturation. This plot is shown for a
2x40 inn FinFET in Fig. 7. It can be seen that the VT is
approximately I .15V. The threshold voltage ranged
from about 0.9V to I .3V for various devices.
Fig 7: Threshold voltage curve for 2x40111n FinFET
The bulk-Si FinFET devices were also tested. They
showed evidence of a field effect, but acted mainly as
resistors. This is likely due to the lack of isolation from
the bulk. Any area that was not covered by the gate was
implanted n type. This caused the device to mainly act
as a resistor, although the gate showed some field effect
in that it allowed a shorter path of low resistance at high
~te voltages.
Family of Curves for Bulk-Si FinFET
Fig. 8: IDS-VoS characteristics for bulk-Si FinFET
The mask design had planar devices as well as
FinFETs. The planar devices were compared to the
FinFETs in order to find the advantages of using
FinFETs. Fig 9 shows the family of curves for a 2x40
).tm FinFET. Fig. 10 shows the family of curves for a
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Vds
23
Kirby, Steven D. 21 ‘~ Annual Microelectronic Engineering Conference, May 2003
9.0 1.0 2.0 3.0 4.5 5.0 6.0 7.0
Fig. 10: los-Vos characteristics for for a 2x40 Jim planar FET
From these plots, it can be seen that there is little or
no difference between a planar device and a FinFET.
The threshold voltage for each was —IV. The drive
current was was twice as high for the planar FET over
the FinFET. This is likely explained because the 2
micron fins were actually resulted in thinner than 2
micron. This would cause the current possible to drop
for these devices. The reason that there is no other
difference between the two is because of the poor aspect
ratio for the fins. For this device, the aspect ratio is 0.1.
Better double-gate characteristics would be seen if this
aspect ratio could be increased.
IV. CONLUSiONS
In conclusion, functioning FinFETs were fabricated at
RIT. A RTA process was added to the process along
with processing using standard etch tools as opposed to
the proprietary STS deep Si etch process previously
used. These devices showed non-ohmic contact
behavior and shunt conductance. The resistance is
likely due to either the fin length or due to contact
resistance. A mask was designed in an attempt to
determine values for resistance due to both of these
issues. The work done on FinFETs will help RIT realize
a process at RIT that could include various ways of
thinning the fin to achieve a higher aspect ratio.
Vds
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On the Influence of Surface Treatment on
Electrical Characteristics of Schottky Diodes
Donald J. Hamilton
Abstract— The effect of surface treatment on electrical
characteristics of aluminum-silicon contacts has been
observed. It has been shown that the electrical
characteristics of the contacts are affected by the quality of
the interfacial oxide and sintering conditions. Four
different surface treatments were performed on the silicon
prior to metal deposition to vary the thickness and quality
of the interfacial oxide. Four different sintering conditions
were performed on the wafers to determine the effect of
temperature and ramp-down rates. Three methods of
calculating barrier height were used: current-voltage,
current-temperature, and capacitance-voltage. Some
results correlated well with previous reported work,
however other results demonstrated inconsistencies that
require further investigation.
Index Ter,ns—Schottky, Diode, Surface Treatments,
Electrical Characteristics
I. INTRODUCTION
Metal-semiconductor diodes, also known as Schottky
Barrier Diodes, find numerous applications in integrated
circuits. These devices are typically used where a low
turn-on voltage or high switching speed is needed
Bringing a metal in intimate contact with a low-doped
(less than 1017 impurity atoms per cubic centimeter)
semiconductor may form a Schottky diode. The
difference in workfunction between the metal and
semiconductor forms a potential barrier for the electrons
(holes) to pass. The current flow is due to the majority
carrier injection over the potential barrier, or thermionic
emission, with an applied forward bias. The Schottky
diode achieves its high speed because of the majority
carrier flow, compared to the PN junction diode, in
which the current is dependent on the diffusion of
minority carriers. In the Schottky diode there are no
minority carrier storage effects, allowing the diode to
operate much faster. One application where these
devices may prove to be useful is in
Manuscript received May 21, 2003. This work was supported by
the Microelectronic Engineering Department, Rochester Institute of
Technology.
D.J. Hamilton is with the Microelectronic Engineering
Department, Rochester Institute of Technology, Rochester, NY 14623
USA (c-mail: djh2265@rit.edu)
electrically-injected optical modulators, which is part
of an active research effort between RIT
Microelectronic Engineering and University of
Rochester Institute of Optics.
Most metal-semiconductor contacts have non
idealities such as: image force induced barrier height
lowering, impurities in the silicon, the native oxide that
forms almost instantly on the surface, and surface
damage [2]. The non-idealities make the electrical
characteristics hard to predict. Effects were investigated
through an experiment that was designed to give a
variety of surface conditions. The following behavior
has been shown by aluminum on n-type silicon Schottky
diodes in previous work [1].
1) The initial barrier decreases with increasing oxide
thickness (suspected to be due to positive charge in the
oxide)
2) The barrier height of a freshly fabricated contact is
about 0.45eV, but changes to 0,7eV over time (greater
than lOOdays) if no heat treatments are applied.
Sintering the device allows the contact to reach a 0.7eV
barrier height immediately.
3) The barrier height will vary with varying sinter
temperature.
4) The ramp-down rate of the sinter will affect the
barrier height due to dissolution of silicon in the
aluminum. The silicon comes out of solution and
deposits at the interface as a p-type doped layer. A fast
ramp-down will cause less silicon to deposit.
Aluminum on n-type silicon Schottky diodes were
fabricated and tested. The forward bias I-V curve and
reverse leakage were used as the initial indicators of the
metal-semiconductor junction performance; further
testing was used to extract the barrier height of the
devices. The effect of sintering on device performance
was also investigated. The silicon surface conditions
included a near-perfect surface with a minimal amount
of native oxide and little contamination, a surface with
native oxide, a surface with a very thin thermal oxide,
and a chemically oxidized surface.
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II. THEORY
A. Ideal MS contacts
The Schottky barrier diode is formed by bringing a
metal in direct contact with a moderately to low doped
semiconductor. The difference in workfunction between
the metal and semiconductor ideally gives the junction
its rectif~’ing characteristics if the metal has a higher
workfunction than the semiconductor. Figure 1 shows
the energy band diagrams of the two materials and the
effect of bringing them together.
= X + (Ec — EF)
(Eq. 1)
at flat band, where X is the electron affinity, a
constant of the given semiconductor (4.03eV for
silicon). The variation due to doping is given by (Ec —
EF)FB which is given by the following equation:
(Ec — E~) (Ec — E1) - (EF — E1)
(Eq.2)
Where (E~ — E1) is approximately half the band gap of
the silicon, or 0.56eV, and (EF — E1) is given by the
equation:
(Eq.3)
(EF — E1) = kT ln(N0/n1)
The diagrams in Fig Ia show the energy band
diagrams before reaching an equilibrium condition. Fig
lb shows the energy band diagrams shortly after the
metal contacts the semiconductor, when equilibrium
E0 conditions are met. In order to bring the Fermi levels of
the two materials to the same level, electrons transfer
from the semiconductor to the metal. This creates a
depletion region of ionized donor locations in the
semiconductor near the metal-semiconductor junction
and a delta function of electrons on the metal surface at
the interface. This situation sets up an electric field that
repels the transfer of additional electrons, and the
transfer of electrons stops when equilibrium conditions







This is illustrated in Fig lb.
The built-in potential of the Schottky diode is given
by the difference in the semiconductor energy level of
the conduction band at flat-band conditions and at the
interface, or simply:
~1~bi = — (Ec — EF)FB
Figure 1: Energy Band Diagrams for the ideal metal.semiconductor
junction (a) before equilibrium conditions are observed (no
interaction) and (b) under equilibrium conditions (source: Robert F.
Pierret, Semiconductor Device Fundamentals, 479)
The workfunction, ‘1), of the material is the energy
difference between the Fermi level energy and the
vacuum level energy, as shown by Fig. I a. The metal
workfunction, ~1)M, remains constant for the given metal,
while the semiconductor workfunction, 1)~, varies with
the doping of the substrate, and is given by the equation:
(Eq. 6)
using Equations 1, 4, and 5. This gives the built-in
voltage of the device to be:











Vb~ = q((1~ -
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(Eq.7)
B. Nonidealities of the MS contact
The ideal aluminum-n-type silicon junction should
not produce a Schottky contact. The workfunction of
aluminum is 4.23eV, and the electron affinity of the
silicon is 4.05eV. This gives an ideal barrier height of
only 0.18eV. The saturation current for barrier heights
of less than 0.3eV is greater than 100 AJcm2 and cannot
be distinguished from an ohmic contact at room
temperature [1]. Therefore the aluminum-n-type silicon
Schottky diode is dependent on the non-idealities for its
operation.
The equations given in Part A of this section are
based on an ideal metal-semiconductor junction. Most
metal-semiconductor contacts are not ideal due to
several reasons, which include: image force induced
barrier height lowering, impurities in the silicon, the
native oxide that forms almost instantly on the surface,
and surface damage. The impurities in the silicon may
act as charge centers at the junction and will affect the
barrier height by “pinning” the equilibrium Fermi level
[2]. This makes the barrier height hard to predict in the
best case, and a non-functioning device in the worst.
This may also result in increased leakage in the device.
Native oxide on the silicon surface prevents the metal
and semiconductor from forming a perfect contact. It is
assumed that the oxide layer will be transparent to
electrons flowing through it, but can support a potential
difference. Metal deposition, especially sputtering, may
cause additional surface damage to the crystal structure,
making the junction less ideal and may cause additional
leakage or other electrical performance degradation. If
high temperatures are used in the process, diffusion of
the metal may occur (or diffusion of the silicon into the
metal), severely affecting the junction and electrical
characteristics. Figure 2 shows what the band diagram
may look like including the nonidealities of the junction.
There are three basic non-idealities that have a
significant influence the effective barrier height. The
Schottky Effect is a lowering of the barrier height (z~4)
due to the induced image force formed when an electron
in a dielectric (depleted silicon) is in proximity to a
metal. Surface states related to a native oxide interface
can influence the semiconductor surface potential, and
thus alter the effective barrier height. Lastly, the barrier
height may have some temperature dependence. In this
work, only the influence of surface states is considered
to be significant in altering the effective barrier height
determined from experimental measurements.
There are some acceptor-like states at the surface of
the semiconductor. If we take the density of the states,
D5 (cm2eV’), to be a constant over the energy range
from q% to the Fermi level, the surface state charge
density, Qss, is given by [8]:
Coul/cm2
(Eq. 8)
where symbols are consistent with the definitions in





The potential, z~, across the interfacial native oxide
layer of thickness ~ is given by the equation:
——s_ —
(Eq. 10)
Where e~ is the permittivity of the oxide layer. The
energy band diagram gives an alternate equation for the
potential across the oxide layer:
A=Ø,,, —(%~øB~ +‘~Ø)
(Eq. 11)
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WORK FUNCIKIN OF METAL
BARRIER HEIGHT OF METAL- SEMICONDUCTOR BARRIER
ASYMPTOTIC VALUE OF ~ AT ZERO ELECTRIC FIELD
ENERGY LEVEL AT SURFACE
W4AGE FORCE BARRIER LOWERING
POTENTIAL ACROSS INTERFACIAL LAYER
ELECTRON AFFINITY OF SEMICONDUCTOR
BUILT-IN POTENTIAL
PERMITTIVITY OF SEMICONDUCTOR
PERMITTIVITY OF INTERFACIAL LAYER
THICKNESS OF INTERFACIAL LAYER
5~CE-CHARGE DENSITY IN SEMICONDUCTOR
SURFACE-STATE DENSITY ON SEMICONDUCTOR
SURFACE -CHARGE DENSITY ON ME1~L
Figure 2: Energy Band Diagram for the non-ideal metal-
semiconductor junction, including oxide interface layer, Schottky
barrier lowering, and surface states.
(source: S. M. Sze, Physics ofSemiconductor Devices, 2,d Ed., 271)
Combining Equations 8-11 gives the equation:
(~m — Z) — (øB~ + ~~ø) =
~J2q~5N~~2 ~øBn +L~~Vfl
_~l~sS(Eg —q~0 —qØ~~ —qAØ)
(Eq. 12)
Using Equation 12, it can be shown that as the surface





This shows that as Qss becomes large, the barrier
height becomes dependent on the band gap energy and
surface potential, and independent of the metal
workfunction and semiconductor electron affinity. The
Fermi level is pinned at the surface potential, ~
It can be shown that as the surface state density goes
to zero Equation 12 returns the ideal expression for the
barrier height with the Schottky effect term:
~Bn (ømZ)~~ø (Eq.
14)
III. MEASUREMENT OF BARRIER HEIGHT
A. Current-Voltage Method
The barrier height of the Schottky diode can be
derived from the forward biased current-voltage
characteristics using the equation:
J = A~T~ ex~[_ ~~Bfl Jexp[~t~~ v)1
(Eq. 15)
where A is the effective Richardson constant of the
junction and V is the applied voltage. This equation
holds true if the forward bias voltage is greater than
4kTIq. The saturation current, Js, is found by











The value for A doesn’t effect the calculation of 40n
considerably, if the value is changed by a factor of two,
the resulting barrier height is only changed by 0.018eV.
The published values for this variable are accurate
enough for barrier height calculations.
The ideality factor, an indication of how the real data
deviates from the ideal contact, is need due to the
dependence of A** and t~Ø on the applied voltage.
Replacing kT by nkT, the ideality factor, n, can be
calculated from the current-voltage data as well. The
slope of the plot is now:
nkT
(Eq. 18)




The ideality factor is also needed for the barrier
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IV. EXPERIMENTAL DETAILS
B. Current-Temperature Method
The current-temperature method of extracting barrier
height has the advantage that it isn’t affected by
electrically active area, which may vary from the device
area. The calculation assumes that the barrier height is
not dependent on temperature. The temperature of the
contact is varied as the current is measured for a given
forward bias voltage above turn-on. The barrier height
is extracted from the equation:
V k A(ln(I/T2))
øBn — n q A(1/T)
(Eq. 20)
Where V~ is the applied bias and n is the ideality
constant that is extracted from the I-V characteristics.
C. Capacitance- Voltage Method
The barrier height may also be calculated from the
capacitance-voltage relationship. The equation for the




where V is the reverse bias voltage. The barrier height
is related to the built in potential following the equation:
øBn VbI + V0
(Eq. 22)





given the effective density of states, N~.
Plotting (A/C)2 versus the reverse bias voltage gives a





from which the doping concentration can be extracted,





This gives the barrier height to be
kT
4~Bn =~‘~ +V~ +—
(Eq. 26)
q
The contacts were fabricated on 4 inch 15 ohm-cm n
type silicon wafers. The backside was heavily doped n
type using spin-on dopant and driving it in using a
furnace to create an ohmic backside contact. Prior to
metal deposition, the surface was treated as given in
Table 1. After surface treatment, the aluminum was
deposited by evaporation to a thickness of 5000A. A
base pressure of 4x10~ torr was achieved. The
“Minimal Oxide” wafers were transported to the
evaporator and were under vacuum in less than 5
minutes after drying them to reduce the amount of native
oxide grown. The other wafer splits were exposed to
atmosphere for up to an hour before being loaded into
the evaporator and achieving vacuum, possibly
increasing the amount of native oxide formed.
The wafers were then patterned and the aluminum
was etched to give diodes of varying size. The smallest
feature size, 0.001cm2, was used for testing. The
backside aluminum was then deposited to a thickness of
S000A. After metal deposition, the wafers were cleaved
into four quadrants. Each quadrant received a unique
sinter, as shown in Table 1. The ramp-down conditions
are shown in Table 2. The sintering was done in
forming gas (H2/N2) for I 5minutes.
V. EXPERIMENTAL RESULTS
A. Current- Voltage
Current-Voltage (I-V) plots can be used to extract the
barrier heights of Schottky diodes. The forward and
reverse bias current was plotted for all experimental
conditions. A value of 112 (Acm~2K2) was used for the
Richardson constant [2j. Representative forward bias
plots of the minimal oxide and chemical oxide
conditions are shown in Figures 3 and 4, respectively.
The results extracted from these plots are shown in
Tables 3 and 4, respectively. The figures show a
“hump” in the plot between 0 and 0.IV. The current is
higher than expected, due to recombination current.
Where the ideality is close to 1, thermionic current
dominates. The trend shows that the current in the non
sintered device is higher than the others, and is an ohmic
contact for the chemical oxide surface treatment. This
can be observed on a linear scale plot, as shown in
Figure 4a. It is also noted that the barrier height of the
non-sintered devices is much lower than the sintered
devices. The two 450C splits are nearly identical, with
the slow ramp-down sinter having slightly less current.
The 350C sinter plot does not show a repeatable trend
between splits, but is clearly different than the non
sintered sample in each case.
The native oxide surface condition split, shown in
Figure 5, closely resembles the minimal oxide surface
condition split. The one obvious difference is that the
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350C sinter curve matches the 450C sinter curves for the
native oxide condition.
The low-temperature thermal oxide wafers showed
different results, shown in Figure 6. Wafer 5 (plot not
shown) resulted in an open circuit on all die tested.
Wafer 6 had curves for the two 450C that resembled the
curves for the other surface conditions, but the no-sinter
and 3 50C sinter showed much less current. The reverse
bias current for each split, Figures 7-11, show that the
450C slow ramp-down spit has lower leakage for every
surface condition, while the no-sinter split continually
has higher leakage. The ohmic nature of the chemical
oxide, no-sinter split is shown again in Figure 11.
Wafer Surface Treatment Quad Sinter
Quick Clean: A 450C, Fast ramp-down
I BOE 1 mm B 450C, Slow ramp-downRinse 1mm C 350C, slow ramp-down
Blow dry with N2 D None
Quick Clean: A 450C, Fast ramp-down
2 BOB 1mm B 450C, Slow ramp-downRinse 1mm C 3 SOC. slow ramp-down
Blow dry with N2 D None
Native: A 450C, Fast ramp-down
~ BOE 1mm B 450C, Slow ramp-downRinse 10mm C 350C, slow ramp-down
SRD D None
Native: A 450C, Fast ramp-down
~ BOE 1 mm B 450C, Slow ramp-downRinse 10mm C 350C, slow ramp-down
SRD D None
Low Temp Oxide A 450C, Fast ramp-down
Push in at 400C, N2 B 450C, Slow ramp-down
5 Ramp to 700C, 02 C 3 SOC. slow ramp-down
Ramp down in N2 D None
(no soak)
Low Temp Oxide A 450C, Fast ramp-down
Push in at 400C, N2 B 450C, Slow ramp-down
6 Ramp to 700C, 02 C 350C, slow ramp-down
Ramp down in N2 D None
(no soak)
Chemical Oxide: A 450C, Fast ramp-down
~ 11PM bath for 5mm B 450C, Slow ramp-downRinse 5mm C 350C, slow ramp-down
SRD D None
Chemical Oxide: A 450C, Fast ramp-down





RAMP-DOWN PROCEDURES FOR SINTER
Ramp-down Conditions
Fast Pull out of furnace tube quickly and place
wafer quadrants on cool plate immediately
Normal Pull out of tube slowly and allow wafer
quadrants to cool to room temperature while
remaining in wafer boat
Slow Let wafers cool to <IOOC in furnace tube
over several hours before pulling and
allowing to cool to room temperature while
remaining in wafer boat
Figure 3: Forward [-V characteristic for minimal oxide aurface
treatment for various sinter conditions
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Figure 4: Forward bias I-V curve for chemical oxide surface treatment
for various sinter conditions
TABLE 3
RESULTS FOR MINIMAL OXIDE SURFACE TREATMENT
450C 450C 350C,
Fast Slow Normal NoParameter
Ramp Ramp Ramp Sinter
down down down
n 1.170 1.113 1.233 0.953












Forward Bias I-V Curve
Native Oxide Surface Condition
0.0 0.2 0.4 0.6 0.8 1.0
Voltage (V)
Figure 5: Forward bias 1-V curve for native oxide surface treatment
for various sinter conditions
~_z~~z:
FIgure 6: Forward bias 1-V curve for low temperature thermal oxide
surface treatment for various sinter conditions
TABLE 4
RESULTS FOR CHEMICAL OXIDE
450C 450C 350C, No
Fast Slow Normal Sinter
Parameter Ramp Ramp ramp down
down down
Figure 4a: Linear scale 1-V curve for chemical oxide surface
treatment for various sinter conditions.
Forward Biac i-V Curve
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treatment for various sinter conditions.
B. Current- Temperature
Current-temperature (I-T) measurements can also be
used to determine the barrier height of a Schottky diode.
The plot of the data collected for the minimal oxide,
native oxide, and chemical oxide surface condition splits
are shown in Figures 11-13. The calculated barrier
height for each split is summarized in Table 5.
The values were calculated using the ideality factor
from the 1-V calculations. The barrier height values are
significantly lower than the values calculated using the
1-V method. The plot of the minimal oxide and native
oxide surface conditions show that the sintered splits,
regardless of temperature and ramp-down, are nearly
identical, while the no-sinter split shows significantly
different behavior. The plots of the two 450C sinter
splits for the chemical oxide surface condition also show
less of a slope, making the calculated barrier height
much lower. The plots are also non-linear, showing a lot
of curvature.
Figure 9: Reverse bias I-V characteristic for chemical oxide surface
treatment for various sinter conditions.
Reverse Biac I-V Curve











Reverse Bias I-V Curve
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Figure 7: Reverse bias I-V characteristic for minimal oxide surface
treatment for various Sinter conditions. Figure 10: Reverse bias I-V characteristic for native oxide surface
treatment for the non-sintered split
Reverse Bias I-V Curve
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Figure 8: Reverse bias I-V characteristic for native oxide surface
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32
2l~~ Annual Microelectronic Engineering Conference, May 2003Hamilton, Donald J.
Figure 11: 1-T characteristic for minimal oxide surface tTeatment for
the various sinter conditions
Figure 12: l-T characteristic for native oxide surface treatment for the
various sinter conditions
Figure 13: l-T characteristic for chemical oxide surface treatment for
the various sinter conditions.
Figure 14: l-T characteristic for thermal oxide surface treatment for
the various sinter conditions
TABLES
SUMMARY OF CURRENT-TEMPERATURE CALCULATED BARRIER HEIGHT
45CC 450C 35CC,
Surface Fast Slow Normal No
Condition Ramp Ramp Ramp Sinter
down down down
Minimal 0.2390.612 0.598 0.649
Oxide (ohmic)
Native 0.1830.672 0.703 0.745Oxide (ohmic)
Chemical 0.308 0.3 10 -- -_Oxide
C. Capacitance- Voltage
The plot of the results for the minimal oxide surface
treatment for various sinter conditions is shown in
Figure 15. A linear fit to the data has a negative
intercept for the 450C fast ramp-down and 350C splits,
giving a negative barrier height for the 350C split, which
isn’t feasible. The nature of the plot requires the
intercept to be greater than zero. No calculations were
made using the data for any split due to the measurement
noise.
Richardson Plot
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; zZE~
Figu
re 15: C-V characteristic for minimal oxide surface treatment for the
various sinter conditions,
VI. DISCUSSION OF RESULTS
The recombination current can double the ideality
factor [3), increasing the forward bias current at low
bias. This is shown in the forward bias I-V
characteristic plots for all sinter conditions except the
no-sinter split. Taking sample calculations in this area
on the minimal oxide give an ideality factor of about
double that measured at higher bias voltages, concurring
with the suggestion that it is recombination current that
is increasing the current. The two 450C sinter splits
(fast and slow ramp-down) are nearly identical for all
surface treatment conditions, except the slow ramp-
down has slightly less current. This shows that the re
crystallized silicon has little effect on the barrier height,
but the additional interfacial layer may decrease the
current flowing through the device.
There is little difference between the plots for the
minimal oxide and the native oxide surface treatments.
This is an indicator that the relative thickness of the
oxide has little effect on the barrier height in comparison
to the quality of the oxide (for thin oxides, <20A). The
difference shown in the chemical and thermal oxide
splits re-affirms this argument.
Comparing the different splits on Wafer 6, and taking
into consideration Wafer 5 has oxide thick enough to
create an open circuit; it shows that the 450C sinter was
effective at consuming the native oxide. The 450C
sinter, for both slow and fast ramp-downs, matches the
characteristic of the other plots while the no-sinter and
350C sinter had much less current, this may be due to
the remaining oxide.
The above explanations show that sintering the
devices is important to maintain control over the
electrical characteristics of the device. Sintering is
important to “age” the device and maintain the same
barrier height over time, reduce the charge at the
interface that may, in the extreme case, cause an ohmic
contact, and consume the native oxide.
The data presented for the l-T measurements show
values for the barrier height that are much lower than the
I-V calculations, however there is a greater lack of
confidence in the I-V results. Since the I-V method
depends on the y-axis intercept for the barrier height,
and the I-T method uses the slope of the plot over a
range of temperatures, the I-T method is expected to be
more reliable.
The results for the no-sinter split for the minimal
oxide and native oxide do not follow the same linear
relationship as the other splits. The barrier height
calculated for these splits is 0.18eV to 0.24eV, which
can be considered an ohmic contact [11. The barrier
height for the no-sinter split is lower in both I-V and I-T
calculations. Although the calculations to determine the
effective barrier height are assumed to be incorrect, this
may indicate the time-dependent nature of the metal-
semiconductor contact. Since the devices were not
sintered, and they were tested only seven days after
fabrication, the barrier height has not aged and therefore
is much lower than the sintered splits.
There is a slight curvature to the l-T plots for the
chemical oxide surface condition. This could be
explained by two different mechanisms. The first
mechanism is that the barrier height may be temperature
dependent. As the wafer is heated or cooled, the barrier
height changes, making the data from this type of
measurement useless without further in-depth analysis
and calculations. The second possible mechanism is the
increased series resistance as the wafer is heated. The
mobility of the carriers, especially the highly doped
backside contact, will decrease rapidly with temperature,
increasing the resistance to current flow.
The data from the C-V measurements can quickly be
discarded due to the intercept of one of the linear-fit
lines being less than zero, making the barrier height
negative. The measurement tool should be checked and
the measurements retaken. This method of barrier
height extraction needs to be investigated further.
VII. CONCLUSION
It was shown that sintering the device is crucial to
proper operation. This speeds up the aging process and
reduces the interfacial charge. It has been shown that a
450C sinter with slow cool-down will produce a device
with a repeatable electrical characteristics and minimal
leakage current.
It was also shown that the relative thickness of the
oxide had less to do with the electrical characteristics
than the quality of the oxide. The native and minimal
oxide splits showed very close results despite the oxide
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thermal oxides showed poor device performance in
comparison. Sintering helped to bring the poor-oxide-
quality (chemical and thermal) contacts close to the
operation of the higher-quality-oxide contacts through
the removal of interface states. The thermal oxide split
also showed the importance of reduction in interfacial
oxide; where the difference between the no-sinter, low
temperature sinter, and high temperature sinter was very
significant.
The importance of using more than one method to
measure barrier height was strained during this
experiment. The lack of correlation between
measurement techniques shows that there is a definite
issue with one or more of the methods, possibly due to
the measurement tools. Poor results may be taken as
fact if only one measurement technique is used.
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Design, Simulation and Fabrication of
Insulated Gate Bipolar Transistors (IGBT)
Tejas K. Jhaveri
Abstract- This project serves as a study to determine the
feasibility of the current CMOS toolsets and processes
available at Semiconductor & Microsystems Fabrication
Laboratory (SMFL) for the fabrication of whole wafer
power devices. Several designs and devices were explored.
The Insulated Gate Bipolar Transistor (~LGBT) is a device
widely used for high power electronic applications and
was selected for this study. This device has bipolar current
flow and a MOS gate thus combining advantages of both
the Double diffused MOS (DMOS) and Power Bipolar
junction transistor.
Prototypes consisting of transistors with varying
densities, gate lengths and gate widths were fabricated to
characterize these devices Attempts were made to study
the effect of field oxide thickness on breakdown voltage.
Photomask were designed in mentor graphics. Process
was designed to obtain required power rating. The desIgn
was simulated in ATHENA to verify the process
conditions.
The IGBTs were fabricated as per the design on
standard 4” high resistivity n-type wafers. 8 device wafers
and 4 control wafers were used for the process, which
involved 4 mask levels. Two additional wafers were
processed with this lot to obtain DMOS. The fabricated
devices were tested to determine electrical characteristics.
The IV characteristics obtained for both the DMOS and
IGBT exhibit field effect. However this field effect is in
parallel with a parasitic conductance and limits the
transistor from turning off. It is also observed that the
devices are operational as depletion mode devices instead
of enhancement mode devices. The shortcomings of the
current process and device designed have been listed and
required modifications have been suggested.
Index Terms— Power Electronics, IGBT
preferred in power e electronics where faster switching
is desired. However a new device that combine
advantages of both these devices, has gained popularity
in the market since it was introduced in 1984. Insulated
Gate Bipolar Transistor (IGBT) has the advantage of
both reduced current loss due to an insulated gate and
faster switching due to bipolar current flow. This paper
discussed the development for the design and
fabrication of IGBT at RIT using the current CMOS
toolset and process available at the Semiconductor and
Microsystems Fabrication Laboratory (SMFL).
Power transistors generally have larger areas than
conventional CMOS devices. It is discovered that the
yield of manufacturing is improved by dividing this
large areas into smaller areas connected in parallel. To
lay the groundwork for fabrication large area devices
with high yield, it is critical to obtain a robust device
design. This project scrutinizes the performance of an
individual Insulated Gate Bipolar Transistor (IGBT).
For the purpose each cell on the wafer would include
IGBT of different gate lengths. To estimate the
A. Device Design
11. DESIGN
Scaling trends for power transistors are quite
different compared to CMOS devices. It is experienced
that as power requirement increase the frequency
requirement decrease. The simple IGBT device
structure is shown below:
I. INTRODUCTION
Power Electronics is the use of electronic
components for the rectification and control of power.
Transistors are the basic building blocks of most
electronic components. Transistors that are used in
power electronics need to support high power. Thus a
special transistors that have the capability to work at the
desired current and voltage ratings have been developed
for the purpose. These power transistors have found
profound applications in various industries varying
from automotive to defense. It is desired to study such
power transistors at RIT. The double-diffused MOS
(DMOS) and power bipolar is generally preferred for
high voltage application, whereas the power BJT is
Figt:A ~icei IGaTs1na~ure
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The transistor is formed by two or more P-N
junctions. The current flow in this device is bipolar,
thus providing higher current densities due to reduced
bulk resistance. Minority carriers are injected into the
bulk region from the drain (emitter), which improves
the carrier lifetime, thus reducing the resistance. The
gate region is formed under the polysilicon by a double
diffusion process. In the absence of gate voltage, a large
voltage is required at the collector to provide
breakdown at the junction J2. This is known as the
forward breakdown voltage and is determined by the
doping levels of the n— bulk region and the p base
region. When a gate voltage higher than the threshold
voltage of the device is applied, inversion of the p
channel under the polysilicon occurs, and current flow
is achieved from emitter to collector. Device




i~pI -I U U U
Fig 2: I-V characteristics of 1GBT in forward operating
The twp important parameters for the design are
breakdown voltage and saturation current. There are
two effects that can bring about breakdown: (1)
avalanche breakdown, which is dependent solely on the
doping of the n- drift region or (2) punchthrough which
occurs, when the applied reverse bias causes the
depletion region between the junctions J2 and J3 to
combine. The n-buffer region is highly doped to
improve the DC punchthrough by extending the
depletion region only in the P-emitter region under
reverse bias. Standard devices in the Industry have
voltage-handling capacities of 300V, 600V and I 200V.
Hence devices of voltages up to 400V were designed.
Using the graph for breakdown voltage vs. doping
concentration for abrupt p-n junction a doping of 8E1 5
cm3 is required for avalanche breakdown at 400V.
Hence to fabricate these devices wafers with p 4-5
£2/cm are required. It was decided to use wafers with
p= 8-12 £2/cm, since they are standard wafers used at
SMFL.
Doping levels and junction depths at J I andJ2 can be
modeled to obtain breakdown below 400V. The
depletion region junction depth equation is shown
below:
Assuming 1 = 0, where
V voltage applied
N0= n-type doping concentration
NA~’ p-type doping concentration
x~=n-side depletion region depth
x~p-side depletion region depth
~.= emissivity of silicon
We can get an equation for the depletion junction
depth for the p-doped region of J2. When x~= junction
width of double diffused region, punchthrough would
occur. Hence the doping concentration in the p-type
region is calculated to be 7.75E15. These were done for
an abrupt junction but practically p-n junctions are
continuous. Hence a range of junction depths were
selected and their corresponding punchthrough voltages
are shown in the table below:
[1.5 I 2 I 2.5 I
Punchthrough 234.30 416.55 650.85
voltage
Table 1: Punchthrough voltage for different effective
gate lengths with Na = 8El5 and Nd =5E14 (rho = 8-
10).
The doping in the source is selected to be much
higher that in the p-well region. It is selected to be
around 1.E18.
The gate oxide must be designed to handle up to 50V.
Assuming breakdown strength of IOMV/cm oxide
thickness of 500A is required. Since this device is going
to be operated at DC, the time delay due to increased
capacitance is not critical. Hence the gate oxide is
designed for 700A.
The gate threshold voltage is calculated by:
I4E kTN 1nI1~-€~”jS a ~Nd 2kT (N~
VT= +—1nI—-~- (2)q ~Nd
tox
where,
Nd = doping concentration in drift region
Na = doping concentration in well region
T05 =gate oxide thickness
Using the doping concentrationsO calculated above,
VT = I.8V. Note that this is the threshold voltage at
room temperature and neglects oxide charge effects. As
more current passes through the device and it heats up,
the threshold voltage may increase.
[2EN,, I
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The next critical step for the design was to determine
the field oxide thickness. The breakdown voltage for
LTO is lower than thermally grown oxide. Hence it is
guessed about 2.5 MeV/cm. A minimum field oxide
thickness to sustain up to 400V is 1.6um.
The current (I) through the IGBT structure is found
by solving the following equation iteratively:
where,
V0=Voltage at drain
VG= voltage at gate
W = gate half length
Z = gate width
L = gate length
d = half thickness of wafer
La ambipolar diffusion length
Da ambipolar diffusion coefficient
.tn= electron mobility in n-channel
F(dJL) = Function obtained from reference 1
B. Mask design
To perform a thorough analysis of IGBTs it is
necessary to study the effect of gate dimensions. The
length of the gate would be varied through the different
process splits. However the width of the gates was
varied on the mask to obtain devices with gate widths
of 4000, 3000, 2000 and l000um. Each of these four
different devices were made as individual devices and
as a set of multiple devices connected in parallel to
determine the scalability of current for whole wafer
device application. The mask also includes several test
patterns to determine channel region resistance, p-well
bulk resistance, breakdown voltage of junction J2. The
layout of mask is shown below:
The steps involved in processing are listed below. A
thorough flow chart of the process is shown in the
appendix:
11.
Start with bare n-type Si wafers














Etch contacts through oxide
Back side polysilicon etch
RCA clean
Deposit Aluminum on both sides
Metal definition and etch
Sinter
Once the process parameters requirements are set it is
necessary to determine the process parameters to be
used to obtain the required output, This was achieved
through a simulation of the process using ATHENA. To
reduce the time for simulation only the top of the
device, where the bulk of the processing was
performed, was simulated.
Fig 4: Process simulation template
The mask designed using CAD tools was fabricated
at SMFL using the MEBES III E-beam system. A total
of 10 device wafers and 5 control wafers were
fabricated in the process. The wafers obtained were
standard 4” wafers with resistivity ranging from 8-12
ohm/cm. All the standard 4” processing tools available
at SMFL were utilized to fabricate the devices. The ten
device wafers were processed with some modifications
in each of the runs. The table below summarizes the
processes that each of the wafers went through:
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V. RESULTS & ANALYSIS
TABLE 2: THE DESIGN OF EXPERIMENT
Effective Field oxide
Wafer Device gate length thickness
_______ (urn) (A)
D1,D4,D8 IGBT 2.5 17500
D2,D5 IGBT 1.5 17500
D3, D7 IGBT 2 10000
D6 IGBT 1,5 10000
D9 DMOS 2 10000
D10 DMOS 2.5 17500
Since the double diffused process forms the gate,
either the first or the second drive-in process can be
varied to obtain the different gate lengths. Since the
first drive-in process requires an overnight drive in it
was decided to alter the second drive-in step.
Simulations were done to determine appropriate
diffusion temperatures and times. For the two implant
and diffusion steps, the doping concentration in the p
well region was targeted to be around 8E15 with a
junction depth of 3.5 urn. Simulation suggested that a
drive in time of 9hrs at 1 100C is required, after B’1
implant t~i60KeV with dose of lEl3. The second
implant was done at 12OKeV with a dose of 1E15.
Simulations results for the three different drive-in
temperatures and times are summarized in the table
below:
TABLE 3: PROCESS CONDITIONS FOR SECOND
DRiVE-IN






There were a few hiccups during fabrication. During
the etching of polysilicon to from the gates, the recipe
used etched all the polysilicon, 700A of oxide and
2500A silicon. When this effect was scrutinized, it was
realized that the etch recipe was etching at a rate double
of the characterized etch rate. It is suggested that this
could be attributed to a RIE lag effect. The etch was
characterized on a smaller dimensions but was used to
etch much larger features.
IV. TESTING
The fabricated devices were tested on the HP 4145
curve tracer for low voltage characteristics. This test
equipment has a current and voltage compliance of
I OOmA and 20V respectively. Hence only low voltage
testing was performed on this test station. IV curves for
diode, DMOS and IGBT were obtained from testing.
There were a few hiccups during fabrication. During
the etching of polysilicon to from the gates, the recipe
used etched all the polysilicon, 700A of oxide and
2500A silicon. When this effect was scrutinized, it was
realized that the etch recipe was etching at a rate double
of the characterized etch rate. It is suggested that this
could be attributed to a RIE lag effect. The etch was
characterized on a smaller dimensions but was used to
etch much larger features.
During testing it is always recommended to test the
least complicated device first. Diodes were tested first.
The IV characteristics of the diode is shown in Fig.5.
The diode was tested for —20V to +20V and it
displays both forward and reverse bias characteristics.
The current saturation observed in forward bias is an
artifact of the current compliance of the test equipment
Fig 5: Diode IV characteristics
The next devices to be tested was a DMOS. The
device was tested for source to drain voltage of 0 to
20V. At a gate voltage of 0 V the devices were ON,
hence it was realized that the devices were depletion
mode devices and not enhancement mode devices. This
could be attributed to oxide charge effects. Since the p
well is lightly doped, it would oxide charges would
keep the p-channel in inversion. Thus these devices
were tested for gate voltages from 0 to —l OV with —lv
increments.
Fig 6: DMOS IV characteristics
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FURTHER WORK
The IV characteristics do show a field effect. It is
observed that the saturation current decreases with
decreasing gate voltage (as it should in a depletion
mode device). But there is some sort of conductive path
parallel to the FET that is purely dependent on the drain
to source bias. Thus the current is dominated by the
FET or resistive component, depending on the applied
biases at the drain and gate. The resistance of this path
is calculated to be --25~2.
The IGBT was tested under similar conditions as the
DMOS. A similar FET parallel with resistance effect is
observed for the IGBT. The resistance of the
conducting path is —~20~2. The decrease in resistance is
due to the bipolar current flow in the device.
It is also observed that under similar conditions, the
saturation current of the IGBT is much higher than that
of the DMOS. This is the drive behind the development
of the IGBT.
The parasitic conductive path is a cause of concern
for the devices. It could be attributed to the low
resistivity substrates used. To solve this problem three
modifications to the process are suggested: (a) Use high
resistivity substrates, (b) Use a thinner drift region by
using a n-epi layer on p-type substrate and (c) Use
higher doping concentration in p-well region
VI. CONCLUSIONS
Development of power semiconductor devices has
been initialized at RIT with the first IGBT fabricated at
SMFL. Although these devices have serious
shortcomings an operational field effect has been
demonstrated. This filed effect is plagued by a parallel
parasitic conductance channel that hampers the
complete functionality of the device. The causes of
failure are yet under analysis and few modifications to
the process are required. It is necessary to use high
resistivity n-epi on p-type wafers to obtain a shorter
drift region with lower carrier lifetime. A higher doping
in the p-well region is necessary to avoid the formation
of parallel parasitic resistance and compensating for
high gate oxide charge.
First thing to be done is alter the process as
suggested. Adding CV test structures in chip would be
beneficial to characterize the oxide charge effects.
Eventually it is desired to use knowledge from this
experiment obtain whole wafer device. Finally, research
in the field of alternative gate materials to extend
IGBTs for higher frequency applications would be
done.
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Optically Injected Circuits in a
0.18 jim CMOS
Gregory Ardault
Abstract—Power consumption and power conversion
efficiency have been two key parameters characterizing
the performance of electronic circuits since their dawn.
With the increasing demand of miniaturization, mobility
and portability of electronic industrial and consumer
equipment, low-power and high-efficiency circuits are in
high demand.
Possible energy sources to enable mobility and/or
portability are chemical (e.g. batteries, accumulators,
micro gas, engine, fuel cells), mechanical (e.g. elastic
energy in springs, vibrations, oscillations, ultrasound),
thermal (e.g. body heat), EM-Field (e.g. inductive coupling,
capacitive coupling, RF) and optical (photovoltaic cells).
They are a great number of applications for which low-
power operation can be replaced with remote-powered
operation. For optically remote powered operation, we
propose the use of optically injected circuits. This has the
following advantages: no need for off-chip photovoltaic
cells, i.e., reduced package complexity, no need for DC-to-
DC converters, i.e., improved conversion efficiency, no
need for a power distribution grid, i.e., no Joules losses,
and reduced interconnection complexity.
This paper studies the concept of optically injected logic
circuits and proposes their implementation in deep
submicron and beyond CMOS technologies. This paper
includes all the calculations and all the processes to
fabricate the digital logic circuits. These logic circuits can
be used in embedded micro-controllers where very low
power operation can be replaced by remote powered
operation. No local power source of any kind is necessary.
Specific areas of application are data acquisition and
control systems in bio-medical implants, space
applications, wireless fabrication facilities and wafer-scale
robots.
Index Terms— CMOS, logic, low power, Optical injection,
remote power.
I. NTRODUCTION
POWER consumption and power conversionefficiency have been two key parameters
characterizing the performance of electronic circuits
since their dawn. With the increasing demand of
miniaturization, mobility and portability of electronic
industrial and consumer
Manuscript received on May 20, 2003. Gregory Ardault is an
exchange student at RIT from National Institute of Applied Science
(INSA), Rennes, France
equipment, low-power and high-efficiency circuits are
in high demand. Possible energy sources to enable
mobility andlor portability are chemical (e.g. batteries,
accumulators, micro gas, engine, fuel cells), mechanical
(e.g. elastic energy in springs, vibrations, oscillations,
ultrasound), thermal (e.g. body heat), EM-Field (e.g.
inductive coupling, capacitive coupling, RF) and optical
(photovoltaic cells).Each of these power sources has
advantages and disadvantages, depending on the
application’s specific environment in which they are
embedded.
They are a great number of applications for which low-
power operation can be replaced with remote-powered
operation. Remote-powered operation requires an
external device, commonly called an interrogator, to
provide the power. EM-Field, ultrasound and optical
energy are generally employed. We will further call the
interrogated equipmentldevice the target. At the target,
the incoming energy is converted to electrical energy
using a transducer, sensor or detector. Then a DC-to-DC
converter is used to generate the necessary supply
voltages.
For optically remote powered operation, we propose the
use of optically injected circuits in the target (Fig. 1.).
This has the following advantages: no need for off-chip
photovoltaic cells, i.e., reduced package complexity, no
need for DC-to-DC converters, i.e., improved
conversion efficiency, no need for a power distribution
grid, i.e., no Joules losses, and reduced interconnection
complexity.
II. OPTICALLY INJECTED LOGIC CIRCUITS
Injection logic circuits use basically a current source to
inject charge into the gate’s output node. Based on this
concept, an injected inverter would have the general
schematic diagram described in Fig.2. The current
source injects current into the node circuit continuously.
In a current-mode logic the switch is current controlled.
This can be accomplished using a NPN BJT for the
switch. In a voltage-mode logic the switch is voltage
controlled. This can be accomplished using an NMOS
for the switch.
In the current-mode logic let’s assume the switch is off
when it sources current and on when it sinks current.
When the switch is off the current source is sourcing
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current into the output node. The switch in the input of
the next gate is sinking this current and turns on. Thus a
logic value inversion occurs.
In the voltage-mode logic let us assume the switch is off
when the voltage at its input is low and on when it is
high. If the switch is off then, as before, the current
source is sourcing current into the output node. During
the switching phase this current charges the input (gate)
capacitor of the next switch. During the holding phase
(no switching) it holds the charge on this capacitor by
compensating for leakage currents. Note that in a real
voltage controlled switch this capacitor always exists.
Further, the switch in the input of the next gate is turned
on, and overall a logic value inversion occurs.
References [2] and [3] have simultaneously proposed
injection using a forward biased diode or BIT connected
in a diode configuration. Both circuit realizations are in
BJT technologies. These implementations have been
extensively developed and used in the past under the
generic name of 12L (Integrated Injection Logic)
circuits.
Reference [2] further proposed optical injection and
showed the successful implementation of a digital block
using such circuits. Optical injection is achieved by
building the current source in silicon using a large area
diode junction as a photovoltaic cell. Injection logic has
been applied in CMOS circuits in [4]. The injection
current source was there a diode connected PMOS.
In our work we have developed optically injected logic
circuits in a 0.18 ~im CMOS technology. In the next
paragraphs we describe gate topologies, component
sizing criteria and performance limits.
III. OPTICALLY INJECTED LOGIC CIRCUITS IN
CMOS
A. Gate topologies.
The basic building blocks of an optically
injected logic gate is shown in Fig.3. It is derived from
the generic topology presented in Fig.2. The injection
current source (ICS) is realized using a p+/n- well diode
as a photovoltaic cell. Also shown are the input node
capacitance and the output node capacitance. Both are
the sum of intrinsic transistor, diode and interconnects
parasitic capacitances.
Based on this building block, the topology and
operation of the inverter and the two-input nor gates
(Fig.4.) are straightforward. All other gates are then
built from these two gates.
B. Component Sizing.
In the basic building block (Fig.3.), the
transistor W/L ratio is chosen to be the minimum size
the target CMOS technology can offer. In our
case WI L — 0.27 pm /0.1 8pm. The reason for this size
is to minimize the parasitic capacitances that add to the
input and output node. These are directly proportional to
the drain and source layout areas and perimeters.
With the NMOS turned off, the diode working as a
photovoltaic cell can create at the output node no more
than about 0.5V. This is because beyond this forward
biasing point the forward current exceeds the reverse
photo generated current. The threshold voltage of the
transistor is also about 0.5 V. Still, as we will be seen
later, the drain to source courant ~D’ is sufficient to
consider the transistor on for our purposes. Observe that
future, smaller-size technologies target lower threshold
voltages and because the 0.5 V limit of the current
generating diode will not change, the circuits will scale
down with increased performance.
As already mentioned, the diode is built within an n
well island as a p+/n-well diode. Assuming a constant
incident optical power, the photo-generated current is
proportional to its area. A large photo-generated current
has a positive impact on driving the output node from
low to high, On the other hand, increasing its area has
two drawbacks. First, a too large area can create an
unacceptable large parasitic capacitance added to the
output node with negative impact on the gate’s
switching characteristics. Second, a large area means an
increased cost per gate. This can decrease the value of
these circuits when compared to others.
I. Determination of the gate oxide:
For high performance (and consequently high
power) CMOS, we may take 1.2MV/cm as the upper
limit of the gate oxide field:




1 Determination of the p-type doDinR in the
substrate:
Educated guess of the long channel threshold voltage:




With: Vss = I .5V
So 0.3V ≤ VTLC ≤ 0.375V
4
VTLC =VFB+Ø~+y..[~
Where - VFB is the Flatband voltage.
- ~tj is the surface potential of mos in strong
inversion.
- I’ is the body effect.
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VFB ‘PMS Obulk — Ogate
VFB ‘PMS = Øj~’ +
Where: - OMS is the contact potential of body material
to gate material.
The Polysilicon gate is doped N+ so:
OF~~ =-0.56V
(NA ~
VFB =OMS =—~XlnI——— —0.56V
‘\ ft
Where: - NA is the acceptor concentration in the P
well;
- Otis the thermal voltage (0.0259V at 300K);
And - n is the intrinsic carrier concentration
(1x1010.cm3 at 300 K).
~=2X0F +flXOt




Vmc.~ n(~4.~+~~4 * .J3~.N4 ~ xln(.~~*~~4
FSA=L2~+ ,~ + VGB
2
Long channel Threshold voltage vs.p.w.ll dopage
3. Determination of the junction depth:
On the one hand we want a junction depth X1 which
has to be as small as possible to achieve high
performance device (minimize leakage current). But on
the other hand a shallow junction involves cutting edge
process. Consequently it will dramatically raise the cost
associated with the NMOS. Here there is a trade off.
The cost is given by:
300—X,
F=Axe B
(X~ in A, A=lOO and B=300)
Where F = 0 represents the smallest cost and F = 100
the highest cost. We can not choose X. <300A. We
decided that F = 50 is an acceptable value. With
X~=500Awehave F=5l.3.
Determination of the short channel saturated threshold
voltage VTLC:
VTLc =4xS
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4. Determination of the effective threshold
voltage V
= ~“TLC + t~VTLc
Where:
t~ Vr~c VTLC — VTLC
AVTLC = 0.0273V = 27.33mV
So V =VTLC + i~VTLc = 0.369 + 0.0273 = 0.396V
5. Determination of the target value for the
scaling parameter 1:

























• ~ = 63493 V.cm~ = 63.493kV.cm’
ID=9.15x10A=0.09l5mA
The longitudinal field under full drive is very small
compared to the maximum allowed longitudinal field
(taken to be 650 kV/cm).
7. Determination of the full drive current for the
ultimate NMOS (L—~0):
• C0~ =6.71xl0’6F=0.671JF
• Fall — time = 7.94 x 10”s 79.94ps
• T~ =9.52x10’°s=0.952ns
• Die operating
= 3.5xl08Hz = 0.35GHZ
IV. PROCESSES OF FABRICATION
The starting material for deep submicron NMOS is 6”
n-type (5-10 Ohm.cm) wafers.
1~’ step: Alignment oxide.
We grow a 500 A silicon dioxide, in wet 02, using
bruce furnace 04 (Recipe # 250).
2’~ step: l’~ Level photolithography: P well
We use the automatic coat SVG Track with Shipley 812
resist.
Process:
• Dehydrate bake (200°C during 1 2osec);
• Coat HMDS (3000rpm during 30 sec) and
then Shipley 812 resist (4500 rpm during 60
see);
• Soft bake at 90°C during 60 sec.
.
We expose the wafer using Canon stepper (g-line: 365
nm).The resist needs an exposure dose (E) of about
75mJ/cm2 .The intensity is measured and found to
bel5mW/cm2 . So using the equation:
E=I.t
We find an exposure time of 5 seconds.
We develop the wafers on the SVG Track with Shipley
CD-26 developer.
Process:
• Post exposure bake (115°C during 60 see);
• Develop using Shipley CD-26 developer
during 50 sec (puddle rinse, spin dry);
• Hard bake at 125°C during 6Osec,
~m ‘“~“~‘ 1
















9. Determination of the maximum die operating
freouency: die performance.








We suppose CPAR = 3.5fF
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3rd step: oxide etch.
We open a window for the implantation.
We use (B.O.E) to etch the alignment oxide.
Termal Si02 BOE: Si (7:1) 1,000 Almin *
* RIT data, Dr. Fuller, et.aI.
So we need a etch time of 30 seconds to remove the
oxide.
* RIT data, Dr. Fuller, et.al.
—‘30 seconds etching.
5tb step: Pad oxide and LPCVD Nitride:
We grow a 250A oxide using wet oxide at 900°C:
Wet Oxidation: Si + 2H20 (g) —> Si02 + 2H2 (g)
Using the Wet Oxide Growth Chart (Appendix 1), we
need a time of oxidation equal to5 minute in the
furnace.
We finish by a Photoresist Ash and RCA clean.
4th step: P-well implant.
The well-formation process is begun by growing a layer
of scarified oxide on the wafer. A high-energy B






• Rp is the projected range;
• lxRp is the projected straggle;
• N~p is the maximum concentration at x = Rp
0
NR~ — ~xt~Rp
is the dose of the implant
N(2.5xl0~) = lxlO’5.cm3
N(0) = 5x1017.cm3
If we assume that tsRp 0.3XRp , we found:
NRP =1,3x1020cm3
And Rp=l.02x10~cm
Then ARp=3.05x107cm and Ø=9.9x1&3cm2
1
After the growth oxide, we growth the nitride oxide
using LPCVD:
DETAILS FOR RIT 6” LPCVD SYSTEM:
Silicon Nitride (Si3N4) (normal - stociometric):
Temperature = 790-800-8 10 °C Ramp from (door to
pump)
Pressure = 375 mTorr
3SiH2CI2+ 4NH3 = Si3N4 + 91-13 + 3d2
Dichiorosilane (SiH2CI2) Flow = 60 sccm
Ammonia (NH3) Flow = 150 sccm
Rate = 60 A/mm +1- 10 A/mm
We need a layer of 1 oooA so we need a time deposition
of 16mm 40 s.
At the end of the deposition, the wafers appear blue.
2”~ level of photolithography to define the active area
(we use the same process than in the second step).
We etch nitride using BOE:
Nitride BOE7:1 l2OAJmin#
# From Madou Text
We have a i000A nitride thickness so we need an
etching time equal to 8min20sec.
We etch oxide using the same product:
Thermal SiO2BOE (7:1) 1,000 A/mm *
* RIT data, Dr. Fuller, et.al.
We have a 250A nitride thickness so we need an etching
time equal to l5sec.
We finish by etch the oxide using B.O.E.
Termal SiO2 BOE: Si (7:1) 1,000 A/mm. *
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7th step: Field oxide:
We grow a 7500A oxide using steam oxide at 950°C:
Using the Wet Oxide Growth Chart (Appendix 1), we
need a time of oxidation equal to 6 hours in the furnace.
We finish by a photoresist Ash/RCA clean
8th step: Nitride etch, VT adjustment and oxide etch.
Using exactly the same recipe that describe in step
number 6, we etch the nitride using B.O.E.
VT adjustment
We adjust the VT using B] 1 implantation: 2E12/cm2 ~
35 keV.
At the end we etch the oxide using the same recipe than
in the 6th step
9th step: Gate oxide and LPVCD Polysilicon:
The next step consists to growth a I OOA dry oxide at
900°C.
Using the Dry Oxide Growth Chart, we need a time of
oxidation equal to 15 minutes in the furnace.
For the Polysilicon we use the LPVCD Tools.
Polysilicon Deposition:
Temperature = 610 °C
Pressure 300 mTorr
Gas = Silane (SiH4)
Rate = 77 A/mm
The growth rate is 77 A/mm and we need a layer of
i000A so the time deposition is 13 minutes.
10th step: N+ poly dope and Polysilicon R.I.E.
We dope the polysilicon oxide using Emitter Diffusion
Source N250 spin-on dopant (Emulsitone Co.).And we
put the wafer in the furnace at 1000 °C for 20 mm to
make the dopant diffuse in the polysilicon.
The 4th level of photolithography will permit us to etch
the polysilicon using the Drytech Quad RIE tool.
F
11tb step: N+implant and P+ implant:
The ~tl~ level of photolithography will
create the N-implant of the NMOS.
N+ implant: P31 lEl5cm-2 @35keV
The 6~’ level of photolithography will
implant the P-well of the Diode.
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We depose aluminum using the CVC 601.
Rate
240 AJmin.
The last level of photolithography will permit us to etch
the aluminum.
We etch it using “Aluminum Etchant Type A” from
Transene Co.
Then we do a Photoresist strip/RCA clean. And we
finish by an Aluminum sinter-425°C 20 nun H21N2
~
Fig.4. Realization of the inverter in Sub-CMOS.
Ardault, G
We finish this step by a Photoresist strip/RCA clean.
12t~~ step: LTO oxide and contact etch.
We want to growth a 1000 A layer of LPCVD oxide
(LTO)-l000 A
Low Temperature Silicon Oxide:
Temperature: 400 °C
SiH4+ 02 = Si02 + 2H2
Pressure = 250 mTorr
Silane (SiH4) Flow =40 sccm
Oxygen (02) Flow =48 sccm
Rate =70 Almin +/- 10 Almin
Wafers are loaded back to back in caged boat. The boat
is filled with dummy wafer to total 25 wafers.
The growth rate is 70 Almin and we need a layer of
I000A so the time deposition is 15 minutes.
LT densification-source/drain activation anneal-900°C
steam 30 mm.
The 7t~~ level of photolithography will permit us to etch
the contact
We etch the contact using B.0.E.
Si02 (LTO) BOE (7:1) 3,300 Almin #
# From Madou Text
So the time etching is 18 seconds.
We finish by a Photoresist strip! RCA clean.
13tk step: Aluminium sputter and aluminum etch:
47
Malloy, MattE. 21” Annual Microelectronic Engineering Conference, May 2003
Design and Testing of OffAxis Illumination
Filters for a 248nm DUV Exposure System
Matthew E. Malloy
Abstract—This study involves the design and testing of
off axis illumination apertures for an ASML 5500/90
248nm DUV stepper. X and V slot pole apertures based on
dipole theory were designed, fabricated out of aluminum,
and inserted into the optical column of the stepper. Test
patterns consisting of vertically oriented features were
printed with and without dipole illumination, exposed, and
compared to determine their effectiveness. As expected,
features which were to small to print under standard
illumination imaged exceptionally well using the x slot pole
aperture. The y slot pole aperture delivered the same
results as standard illumination which was also expected.
0.24m features were printed clearly and consistently
under the off axis illumination scheme on a system
specified to print a minimum feature size of 0.35ixm with a
numerical aperture of 0.5.
Index Terms— off axis illumination; dipole; slot pole;
aperture design
1. INTRODUCTION
There are quite a few options available to the
lithography engineer when designing a new process;
some more feasible than others. These options include
new equipment and tools, reticle enhancement
techniques such as phase shifting masks and optimal
proximity correction, and off axis illumination (OAI) to
name a few. While the purchase of a high NA and low
wavelength imaging system may guarantee results, it
may not be the most cost effective method of doing so.
A great deal of effort has been applied towards
improving the capability of current lithography
processes without such an investment. Optical
lithography is being pushed to its limits in terms of NA,
sigma, and wavelength, and all of the aforementioned
techniques are being used to extend and perfect current
systems. Of the various methods currently applied, off
axis illumination is one of the most easily implemented
and cost efficient ways to increase both resolution and
depth of focus. Unlike standard illumination where
diffraction energy required to image is pushed beyond
Matt E. Malloy is an undergraduate Microelectronic Engineering
atudent at the Rochester Institute of Technology, Rochester, NY
14623 USA (Phone number: 585-739-4536; e-mail:
mem2271@rit.edu).
the limits of the projections lens, off axis techniques
adjust the angular distribution to improve image capture
capability. Depth of focus is also increased due to
overlap of the 0th and ±lst diffraction orders. Dipole,
quadrupole, and annular are just a few of the many types
of off axis illumination used today.
Lithographic imaging systems are most accurately
described by a few key parameters including the
illumination wavelength (~.), method of illumination,
numerical aperture (NA), and partial coherence (a).
These are the main tools lithography engineers have to
work with when developing and optimizing new
processes. By utilizing off axis illumination one should
be able to push the resolution limits of a given imaging
system far past what it was originally designed to print.
Also, the DOF is increased, The DOF is, “the range of
focus errors that a process can tolerate and still give
acceptable lithographic results,” as stated by Chris Mack
[1]. These parameters will be defined by presenting a
typical lithography system, followed by a theoretical and
practical discussion on the implementation of dipole and
slot pole illumination schemes.
~ s,.,.,,
I ~ • ———-~-——-.——.~
Projection System
Mk
Fig. 1. General illustration of typical lithographic projection system
such as that used in the 5 500/90 ASML stepper.
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The most important part of any illumination system is
the source as there would be no imaging without one. In
this case, the source is a Krypton Fluoride (KrF) laser at
a deep ultra violet wavelength of 248nm. Laser sources
are capable of producing nearly coherent illumination;
that is, they can be treated almost as point sources.
Next, there is the condenser lens which is responsible
for diffusing the energy provided by the source to ensure
that the mask is illuminated with a uniform distribution
of light. As labeled in the diagram, the condenser lens
along with the light source make up the illumination
system. The third component shown in Figure 1 is the
mask containing the image which will be reduced four
or five times and projected towards the wafer by the
objective lens. The objective lens handles the
increasingly difficult task of collecting as much
information as possible in order to create an image that
closely resembles the original design.
A reasonable amount of geometric optics theory is
required to fully understand the functioning of a system
like this. Fortunately, the main ideas are quite simple to
explain. To start, one should know that that the
configuration depicted in Figure 1 is based on KOhler
illumination where an image of the source, by means of
the condenser, is created at the entrance pupil of the
objective lens [2]. This image is then projected towards
the wafer where it should come into focus in the resist.
In the case of the ASML stepper system used for this
project, an integrator, or “fly’s eye” lens is inserted
before the condenser which helps to control the light
intensity and uniformity entering the optical column.
The integrator lens becomes the source that is “seen” at
the objective lens. Figure 2(a) shows the integrator lens
and 2(b) shows how its image is projected by the
~afer.
Fly’s Eye Lens and its image
Fig. 2. (a) Picture of fly’s eye lens from an ASML 5500/90 DUV
stepper and (b) it’s image as projected towards the wafer.
Now that the basics of this Köhler illumination system
have been described it is possible to discuss how
features on the mask are imaged in the resist.
Diffraction theory will be the basis of this discussion.
When light passes through a diffraction grating (or a
series of lines and spaces on a photomask), it appears to
bend as it spreads out in all directions. The resulting
diffraction pattern creates an electric field distribution
which under standard illumination conditions produces
bright fringes along the optical axis (OA). These bright
fringes are in increments of plus and minus Alp where A
is the wavelength of the system and p is the combination
of one line and its adjacent space, otherwise known as
the pitch. Figure 3 illustrates this situation for a
theoretical point source on the optical axis. In order for
image modulation to occur, a minimum of the 0th and
some *1° diffraction order information must be
collected by the objective lens. The 0th order provides
intensity but no feature information, while the higher
orders provide the pitch information required for
modulation. The numerical aperture (NA) which is a
function of both the objective lens diameter and its
distance from the mask places limits on the amount of
information collected. NA is calculated as shown in
Figure 4 as the refractive index of the surrounding
medium times the sine of the maximum angle at which
diffracted information can be captured by the objective.
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n = 1.0 for air
Fig. 3. Point source illumination of a series of lines and spaces under
standard illumination conditions.
Determining NA
Fig. 4. Shows how the numerical aperture is determined for an
imaging system.
The refractive index is usually ignored as it equals one
for air. It would take an infinitely large lens capable of
collecting all of the diffraction order information in
order to create an exact replica of a feature, which at an
angle of 900 corresponds to a maximum NA of 1.0. The
numerical aperture of the system at hand is 0.5 but may
be lowered to 0.4, This means that the maximum angle
at which information is collected by the lens with the
current setup is 30° on each side of the optical axis.
Knowledge of the source wavelength and NA can be
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assuming all other aspects of the tool are optimized and
functioning properly. This is shown in Equation 1.
0.5%
R=-~- (1) ____
This has been the traditional approach to lithography
for the semiconductor industry; but what happens as
feature sizes shrink below what can traditionally be
imaged? As line sizes decrease, the diffraction orders
spread out further and reach a point where the objective
lens is only able to capture information from the 0th
order. At this point image modulation ceases and the
lithography system is termed diffraction limited since
diffraction is the main factor controlling the minimum —~ -~ Siri(fl)
resolvable feature size.. Figure 5 shows the situation ——




Fig. 5. This figure illustrates what happens when small feature sizes
cause the diffraction orders to spread beyond what the objective lens
can capture. Notice how the ±lu orders fall just outside the physical
limits of the lens.
Up to this point only coherent illumination has been
considered; that is, only one point source along the
optical axis has been discussed. If this point source is
shifted slightly to an off axis location such as that shown
in Figure 6 the resulting diffraction pattern shifts as a
result.
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OA
Off axis point source
Fig. 6. In this situation the point source has been moved slightly off
axis causing the resulting diffraction pattern to shift as well. Now, the
objective lens is able to capture information from at least one of the
l~’ diffraction orders.
The objective lens is now able to collect information
from the 0th order and enough first diffraction order
information for a limited amount of image modulation.
If this idea is extended to a series of point sources, or a
single source with a finite width, then each of the
resulting diffraction orders will be spread over a finite
area as illustrated in Figure 7. The illumination is no




Partial coherence greater than zero
Fig. 7. In this Situation, a point source is no longer being used, but it
has been replaced with a source of a finite diameter.
If the level of partial coherence were to be increased to
the point where the source was the same size as its
image, then the system would be using incoherent
illumination.
It should be clear from Figure 7 that partial coherence
allows us to resolve features that would be impossible
with coherent illumination. The degree of partial
coherence, designated by a, also ranges from 0 to 1.0




where NAc is the numerical aperture of the condenser
lens and NAo is the numerical aperture of the objective
lens. Partially coherent illumination is only used if the
objective lens is unable to capture at least the ±1°
diffraction orders produced by coherent illumination.
At high levels of partial coherence the interference
pattern averaging effects cause severe loss of image
modulation. For that reason, incoherent illumination is
not used and the level of partial coherence may only
approach, but not equal 1.0. For the ASML 5500/90,
the fly’s eye lens is used to adjust the level of partial
coherence by blocking off specific integrator elements
with pre-defined apertures. The more elements blocked
off, the lower the coherence value is. The partial
coherence can be adjusted from 0.3 when blocking all
but 36 of the 112 integrator elements to 0.51 with no
aperture in place. Pictures of the four sigma limiting
Fig. 8. This is a picture of the four apertures used to adjust the level
of partial coherence on an ASML 5500/90 DUV stepper. They are
inserted just prior to the fly’s eye lens shown in Figure 2.
Off axis illumination is the next logical step when
studying the ideas of partial coherence for the purpose
of increased resolution capabilities. Off axis schemes
are designed for specific pitch and line sizes and like the
previous situations, are also based on wavelength and
lens NA. The slot pole apertures designed and tested for
this project were based on a more traditional design
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schemes will be described first followed by a discussion
on the benefits of moving to a slot pole design.
As shown previously, when the source is shifted to an
off axis location, the resulting diffraction orders are also
shifted making it possible to print features smaller than





is possible with a properly optimized imaging system
utilizing dipole illumination [3]. If designed such that
the 0th and 1” diffraction orders overlap on each side of
the optical axis than an increase in depth of focus will
also be realized. In theory, the resulting depth of focus
should be infinite since there is no optical path
difference between these orders as there was in the
previous situations. This of course, assumes zero or
very narrow pole width and near zero intensity at the
wafer level~4]. Figure 9 depicts this situation.
Fig. 10. This is what the wafer “sees” for each type of illumination as
it looks up the optical axis
The graphic in Figure 10(a) shows what on axis and
dipole illumination looks like if one were to look up at
the optical axis from the wafer’s point of view. Notice
the difference in diffraction orders between the two.
Dipole illumination is capable of image modulation
where the standard method is clearly unable to image.
We see that under standard illumination, the ±1~’ orders
fall at ±~Jp which is just outside of the lens NA. The
resulting diffraction orders from dipole illumination, on
the other hand, fall well within the limits of the objective
lens at ±A12p.
The level of partial coherence has a profound effect
on this situation as well; although in a slightly different
manner. Whereas the value of a was increased for
standard illumination in an attempt to resolve smaller
features, it is increased in this situation in order to
accommodate a predetermined range of pitches and
feature sizes, For example, Figure 11 shows where the
diffraction orders would fall for two distinct pitches.
Fig. Ii. It is shown here how the pitch determines where a diffraction
order falls under dipole illumination. The larger the pitch, the closer
the diffraction order falls to the optical axis.
Notice that as the pitch increases, signifying more
isolated features, the resulting diffraction order moves
closer to the optical axis. On the other hand, dense




Fig. 9. Dipole illumination scheme where the 0th and ~ diffraction
orders overlap to improve both resolution and depth of focus.





Optical Axis from the Wafer’s Point of View
Range of pitch values
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Fig, 12. This image shows the range of pitch values determined by
the minimum and maximum pitch.
Unlike standard illumination, there are two a values
used to describe this situation. These are: the center
sigma, which gives the distance between the optical axis
and the center of the poles, and the radial sigma which
gives the radius of each pole. If the maximum and
minimum pitches are known as shown in Figure 11, than
the center a and radius a can easily
shown in the following equations.
Center a: U = Ucmax +
2
A
where Uc max =
2PminNAO
If the sigma values are already known than the minimum
pitch (corresponding to the densest features) can be
determined as follows:
Increasing the range results in larger poles and serves to
allow thore light, and therefore more intensity, to reach
the wafer.
Unfortunately, there are a couple drawbacks to this
type of illumination scheme, First, large and isolated
feature performance may be sacrificed for the benefit of
printing dense features. Second, dipole illumination is
only able to accurately image features in one direction.
For instance, in the previous few illustrations we see
there are poles along the x axis allowing the imaging of
vertically oriented features. There are, however, no
poles along the y-axis to allow the imaging of
horizontally oriented features. Luckily, there are several
ways to deal with and overcome this setback. Since
dipole illumination is capable of providing excellent
benefits some have moved to a two mask process where
one mask is created for each orientation. Lithography
processes using this system obviously require excellent
overlay capabilities. Other off axis techniques like
quadrupole and annular illumination may also be used
although neither is capable of the resolution
enhancements or depth of focus improvements that a
dipole configuration can provide. A slot pole design as
shown in the following picture provides the benefits of
dipole illumination with the added benefit of a small
amount of image modulation for features oriented in the
perpendicular direction. More importantly, slot poles
Fig. 12. Slot pole configuration based on a dipole design
As with increasing the size of a dipole, slot poles allow
more light to pass resulting in greater intensity at the
resist level.
(8) When properly implemented, the above off axis
illumination techniques push the limits of optical
lithography and they do so with very little cost when
compared to the capital required to purchase new
equipment. In describing the widespread industry
adoption of off axis techniques, Kurt Ronse and Luc
Van Den Hove, authors of the paper, Resolution
Enhancement Techniques in Optical Lithography state
that, “Nowadays all advanced steppers are equipped
with illuminators allowing one or more types of off-axis
illumination. Due to the low added cost, this resolution
enhancement technique is definitely the most
widespread used in the industry,” [51.
II. EXPERIMENTAL PROCEDURE
Prior to beginning this project an in-depth
understanding of both on and off axis illumination
needed to be achieved. This information was provided
via lecture notes and various papers and publications.
Second, a thorough understanding of the ASML stepper
was required, including knowledge of operating
procedures as well as instructions regarding access to
the optical column for aperture insertion. It was found
that the optical column was easily accessible via a
removable panel and UV shield on one side of the tool.
Since the ASML stepper has not yet been qualified
and no standard process defined, a great deal of time
allow an averaging effect over the height of each pole
which functions to supply more light and reduce the
effects of lens aberrations. Slot pole apertures are not
much more difficult to design than dipoles as the same
equations are used for the center and radial sigma. The
height of each slot is dependant on the process at hand
and must be set so that it does not negatively affect the
















Pram — 2NAo(cr~ + Ur)
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was put into determining optimal conditions. This
included proper resist handling techniques, optimal
coating practices, determining the best focus and
exposure, and the creation of a post exposure bake
(PEB) and develops process. Characterization began
with Arch 8250 DUV resist but was quickly moved to
Shipley UV III when it was found that the Arch resist
was well past its expiration date and was giving
inconsistent results. Uniformity and Focus/Exposure
matrices were run using standard illumination to
determine the optimal conditions. Standard conditions
for this tool include a numerical aperture of 0.5 and
partial coherence of 0.51. The NA can be varied from
0.4 to 0.5 but was left at 0.5 for this experiment. It was
determined that the optimal exposure for approximately
5750A of resist was l9mJ/cm2 with a focus offset of
0~tm.
Once it was determined how to access the optical
column of the stepper and the original coherence blades
were obtained, the design process began. As mentioned
previously, these blades as seen in Figure 8 were
inserted in front of the integrator lens in order to
decrease the level of partial coherence. Figure 13 shows
the level of partial coherence for each blade for several
NA settings.





Fig. 13. Partial coherence as a function of NA and aperture
Physical measurements were made of the integrator
lens as shown below and used in combination with the
provided blades to design the off axis apertures.
Initially, dipole filters were to be created, but once it
was determined that each element of the integrator lens
was a small rectangle rather than a square, and that the
system already had quite a small value of a, it was
decided that slot poles would be more appropriate. A
diagram showing the dimensions of the integrator lens









Physical Dimension of Integrator Lens
Fig. 14. This illustrati~in shows the physical dimensions of the entire
integrator lens including the dimensions of each element.
Typically, a range of desired pitches would be
determined as explained in the theory section of this
paper, but since we were starting with a relatively low
partial coherence and this work was mainly for
educational purposes, we decided to work backwards.
That is, slot poles were designed that were pushed
almost to the limits of the integrator lens and the
resulting pitch range was calculated from there. Figure
15 shows the location of the X and V poles relative to
the fly’s eye lens followed by pictures of the actual
apertures.
X-slot pole V-slot pole
Fig. 14. Representations of x and y slot poles. The gray areas are
those that were blocked off by each aperture while light was allowed
to pass in the white areas.
NA 0.40 0.42 0.44 0.46 0.48 0.50
112
‘-c 92
0.64 C 1 0.58 0.55
0.59 056 0.53 0.51
0.49 0.46 0.44 0.42
0.45 0.43 0.41 0.39




X-slot pole aperture V-slot pole aperture
Fig. IS. Pictures of actual apertures fabricated for this project. These
apertures were fabricated in the Mechanical Engineering machine
shop at RIT.
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The ends of each slot were rounded due to machine shop
constraints, but were sufficient for this purpose and each
set of slot poles left 24 out of 112 integrator elements
open. Once created, the physical dimensions of each
aperture were normalized and the corresponding a’s
were determined as will be demonstrated next.
First, the physical dimensions of each aperture were
measured.
Fig. 16. Physical dimension for each aperture
Second, all of the dimensions were normalized to the
integrator lens radius in the appropriate direction. Note
again that the height and width of this lens are not the
equal. The nonnalized dimensions are shown in Figure
~ 6.
Next, the original condenser lens NA was determined
under standard conditions by using Equation 2 and was
found to be 0.26. Every dimension for both apertures
was then multiplied by 0.26 to determine the new
condenser lens numerical aperture. Finally, the new
NAc’s were divided by the objective lens NA (0.5) to
determine each partial coherence value. The results are
given in the following table.
X-slot pole Y-slot pole
NAc center 0.21 0.19
NAc radius 0.052 0.036
NAcz 0.11 0.16
a center 0.42 0.38
a radius 0.1 0.072
a z 0.22 0.32
a and NA results for both apertures
Fig. 18. This table shows the resulting partial coherence and
numerical aperture values for both of the slot pole apertures.
Finally, the pitch ranges were calculated via Equations
8 and are shown here.
IPmin (nm) Pmax (nm)
X * Slot Pole 477
Y-Slot Pole 548
Range of Acceptable Pitches
775
805
Fig. 19. This table shows the range of pitches that should
theoretically be printable with each aperture.
This means, for example, that for quarter micron line
widths, the X-slot pole aperture should be able to print
features with line to space duty ratios of approximately
1:1 to 1:2.
Next, wafers were coated and exposed using the
previously determined conditions. Fortunately, this
AMSL stepper measures intensity at the wafer and
adjusts accordingly so that that exposure dose does not
need to be changed. These wafers were exposed
without any apertures as well as with both slot pole
apertures using John Wintenzeller’s Optical Proximity












V-slot pole normalized dimensions
Fig. 17. Normalized dimensions for each aperture







V-slot pole physical dimensions
ti.o
X-slot pole normalized dimensions
56
Malloy, Matt E. 21” Annual Microelectronic Engineering Conference, May 2003
Appendix A for operation procedures and Appendix C
for instructions on inserting apertures. Once developed,
the resulting resist images were examined via optical
and scanning electron microscopes. An optical
microscope was used first for a brief overview of each
wafer and to ensure all exposed resist cleared during the
develop process. Wafers were then looked at in both a
Hitachi S-6780 CD SEM and a Philips 525 cross
sectional SEM. The cross sectional SEM proved to be
most useful in acquiring clear images of resist profiles
but was unable to measure CD’s. In order to use this
SEM with resist images, wafers need to be cleaved into
small (less than 2cm x 2cm) samples and sputtered in
gold. Unfortunately, resist charging issues resulted in
very little use of the Hitachi CD SEM, which was unable
to accept the small, gold sputtered samples. Finally, the
observed results were studied with respect to
expectations which will be discussed shortly.
III. RESULTS AND ANALYSIS
Since this project was mainly for education purposes,
a great deal of time was spent ensuring that the material
had been thoroughly understood. With that said, one of
the most important results was actually seeing how the
illumination at the wafer level changed as a result of off
axis illumination. Figure 20 shows the resulting
illumination with the x slot pole in place. We see this is
quite different than the illumination profile under
SI ‘ 2.
Fig. 20. This is a picture taken with the x slot pole aperture in place
on an ASML 5500/90 stepper. This image was achieved by opening
the tool and moving the wafer stage out of the way.
Figure 21 provides an illustration of the features
observed for the next few pictures.
Fig. 21. This is an illustration of one of the designs on the mask used
for this project. Note that it contains OPC features which as will be
seen were not able to resolve the 0.24um features under standard
illumination conditions.
The next three pictures are from the Philips cross
sectional SEM and were obtained by taking a digital
camera picture of the monitor (at this time, this is the
~~from this SEM).
These three images prove that off axis illumination in
the form of slot poles functions as theoretically
expected. First of all, Figure 22(c) shows that standard
illumination is not able to resolve the 0.24km features
even with the help of the small OPC scatter bar feature.
Figure 22(b) which was done with the y slot pole was
also unable to resolve this feature size; this was also
expected. Figure 22(a) on the other hand, shows the
excellent results obtained with the x slot pole. In this
case, 0.2411m features with a duty ratio of 1:1.5 were
printed clearly and consistently with near vertical
sidewalls. It also appears that, this aperture provided a
very respectable usable depth of focus. There seemed to




Duty Ratio 1.5:1 (l:s)
Scatter bar in the center of each space




X-slot pole a~.urnination at wafer level
(a) X-slot pole
(b) Y-slot pole
(c) On axis illumination
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Fig. 23. The above pictures show how the image is affected by
adjusting the focus offset.
It is clear from these images that the process quickly
goes out of focus with positive levels of defocus. All of
the tests performed indicate that although a zero focus
offset may be optimal, there does not appear to be much
of a loss in image quality for a large range of negative
focus offsets on this tool.
A more surprising, if not totally unexpected result of
this work was the imaging of what appear to be sub
0.20jim lines. One of the designs on the OPC mask
looked as follows:
Feature design including sub O.2O~tm scatter bar
Fig. 24. Illustration of design with sub 0.20j.tm scatter bar that was
determined to print with off axis illumination.
It was previously determined that the x slot pole
aperture was capable of printing features with pitches as
large as 1:2. (Two spaces for every one line, or a 500nm
space for every 250nm line). The above situation is
clearly outside of this range for the main features,
however, the scatter bars which fall exactly half way
between each 0.24i.tm feature fall within the pitch limits.
Also, with a feature size of around 200nm (for the
scatter bars) they are still larger than the theoretical
minimum of 124nm as calculated with Equation 3. We
were surprised to find that these scatter bars resolved
quite clearly as shc in - S.
0.0
+0.5 +1.0






center of each space
on mask
Ian — t.2tsm
Assist Feature < I
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Fig. 25. (a) and (c) are images taken on the Hitachi CD SEM and (b)
and (d) are from the Philips cross sectional.
The four images above show that sub 0.20~im features
can be printed on RIT’s ASML DUV stepper with the
aid of off axis illumination. Figure 25 (a) and (b) are
images from the Hitachi CD SEM which are
unfortunately very difficult to make out. The first image
at a lower magnification shows that the scatter bars
printed very consistently across the field. The third
image labeled (c) was from an automatic CD
measurement that measured one of these lines at
0.l2ljim as seen in the bottom right corner. It is
doubtful that anything this small was printed and the
measurement is most likely incorrect. Images from the
Philips cross sectional SEM (b) and (d) provide clearer
visuals of these lines and the highlighted section of the
ruler on the screen indicates a distance of lum. it is
clear from image (d) that the scatter bar is smaller than
1151h of the I ~m section, therefore proving that it is
thinner than 0.2011m. Unfortunately, at this time there
are no metrology tools available at PJT to measure these
features.
IV. CONCLUSIONS AND FUTURE WORK
The effectiveness of off axis illumination has been
successfully demonstrated as shown in this paper. Slot
pole apertures based on dipole illumination theory were
designed, fabricated, and implemented in an ASML
248nm DUV stepper system and were used to image
quarter micron and smaller features.
There is a great deal of work to be done at RIT with
this tool starting with the creation and optimization of
standard processes with and without off axis
illumination. Other illumination schemes including
annular and quadrupole should be investigated. Also, it
would be beneficial to determine the effectiveness of
adding a pole centered at the origin to each one of these
designs. If done correctly and carefully, the ASML
5500/90 could easily provide RIT with quarter micron
capability.
OPERATING PROCEDURES
ASML 5500/90 start up procedure from “power off”
state
I. Ensure Chiller is on
a. Breaker P7B2A #34-36-38 must be on
and step up transformer must be on as
well as card swipe ID.
2. Press “System On” (green button) in
Electronics Control cabinet.
3. Press “Stepper On” (white button) in
Electronics Control cabinet.
4. Go to the computer console
5. Type “n” and hit enter
6. Type “boot disk” (two words with a space)
a. This will take several minutes
7. When asked to login, type “sys.6995” and press
enter
a. This will take several minutes
8. When asked to login to the PAS5500 Dialogue
screen, type “msa” for login and press enter,
then type “msa” for password and press enter
9. Once in the system you will follow the standard
full start up procedures
10. Click “2— Start-Up (Full)”
11. Click “Start”
a. This will take about 10 mintues
b. You should see the following
warnings:
i. “Wafer handling phase 5 not
calibrated: No edge
prealignment”
ii. “No reference state defined
for reflection image sensor”
iii. Ignore any flow reading
errors unless they equal 0
ASML Start Up from “power on” state
I. Exit to Main Menu if needed by selecting
option “0 Exit”
2. Select option “1 -Start-up/Shut-down”
3. Select option “2-Start-up(Full)”
4. Click “Start_”
Note: This will take about ten minutes to
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subsystems. Once the system is ready it
will go back to the Start-up(FulI) screen.
5. Click “Exit”
• Note: Tool will go into standby after
a half an hour of nonuse.
**Bottom wafer in cassette is processed first
Exposure Matrix (Full field exposure with no mask)
1. Exit to Main Menu if needed by selecting
option “0 Exit”
2. Select option “6 Test Manager”
3. Select option “I Run Test”
4. Click “Up...” to move to the top level of the
directory
5. Click “Illumination System”
6. Click “Performance Tests”
7. Click “Resist Uniformity”
8. Click “Accept”
9. See attached page entitled Exposure Matrix
for setup
10. Click “Accept”
a. Automatically runs one wafer from
input cassette once accepted.
b. Optimum exposure is located at center
of wafer.
c. Pas5500 Graphics window will open
automatically showing exposures
d. Pas5500 Report window will open
when wafer is done to show results.
Report shows exposure pattern.
Focus/Exposure Matrix
1. Exit to Main Menu if needed by selecting
option “0 Exit”
2. Select option “6 Test Manager”
3. Select option “1 Run Test”
4. Click “Up...” to move to the top level of the
directory
5. Click “Projection System”
6. Click “FEM Developer/Customer”
7. Click “Accept”
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APPENDIX B





RENA Window Size [mm] x
Number of Dies
Load Reticle : N []
Test Purpose :Developer/Customer FEM
Expose Matrix Definition
Matri)ç~SiZ~. ‘Ene:rgy-x — V-Focus : —
Step:~Iñcrement’ LuniJ~ X $ V
Di e:&: [mm] EXPpSe : —
Die ~8. [mm) ~Eçpose : -
Diec x
U
Di e~Efln~m)~ Expo~é~: t)
~Nunibèr~f~Dies toExpose —
Expose Conditions
Focus EumL~öiñinal : ~step : —
Energyjml]cm2] Nominal — Step : —
Reticle Handling Load — [Juriload
Reticle ID :4357371N00].
jSelectj
Reticle pitches [mm] 1 — 2
Masking window Size [mm) x —
wafer Handling Load : — [] Unload
waferscan and Die Flatness
Max Number of wafers —
Scan Mode : —
Check Die Flatness
Execute Zero Align —
Expose SEM Reference Marks





Save Parameters : — [] Restore AMS-Defaults!
(Cal cul ated automati call y)
FEM Screen
**only modify highlighted fields. Acceptable values will be displayed at bottom of
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APPENDIX C
INSTALLATION OF APERTURE BLADES
1. Obtain a small stepstool from line maintenance
2. Go to the side of the tool facing the hallways
window.
3. Use the hook tool shown below to open the top
- - - tool located behind the reticle carrier.
(Insert into the wholes like the one shown here)
4. Open the panel by pulling up with the hook in each
hole (one at a time) until you feel it unlock.
5. Carefully remove the panel and set it against the
wall.
6. Use a flat head screwdriver (with a large blade) to
remove the four screws on the safety shutter. **Be
7. Carefully pull the UV shield out of the way.
8. Slide the desired aperture into the slot on the
integrator lens element as shown. Be careful to
~-per_orie~~~n
__________________________ I
9. Put the UV s in place making sure that
the small square piece of glass is in the bottom left
hand corner. This is used to trigger the interlock
switch.
10. Carefully screw all for screws back in place. They
are spring loaded and only require V2 of a turn once
seated properly.
11. Replace the outer cover and push firmly to ensure
it is locked back in place.
12. Walk over to the laser house and push clear on the
stand alone control panel.
13. Perform a fast start up as explained in the start up
procedure.
a. If there is still an error regarding a shutter being
open, or the laser is not turning on, push clear
on the control panel by the laser once more and
retry the fast startup. If it still doesn’t work,
contact John Nash and explain the situation.
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APPENDIX D
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answering a million and one lithography questions,
Microfab Technician John Nash for always being there to
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was, Jay Cabacungan for staying in the cleanroom with me
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few key tools, Thomas Grimsley for teaching me how to use
the cross sectional SEM and staying until 11:00pm to do so,
Steven Kosciol and Dave Hathaway for their assistance in
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Printability and Line Edge Roughness of
Optical Proximity Correction Features
John Wittenzellner, Student Member, IEEE
Abstract— Optical Proximity Correction (OPC) has been
used for many years now in the semiconductor industry to
provide through-pitch focus and dose matching across an
entire mask field. By adding sub-resolution features, lines
with large duty ratios can be made to have similar imaging
properties as dense line patterns, reducing CD variation
and increasing the flexibility of the design space. The sub-
resolution features subtract zero-order diffraction energy
which is the dominating determinate of how features are
imaged in the resist.
A binary chrome photomask with sub-resolution OPC
features was designed at the Rochester Institute of
Technology and fabricated by Photronics Inc. Austin, TX.
The main features of mask are lZOOnm (240nm on the
wafer) with OPC features ranging from 300nm to l200nm.
Different scatter bar (parallel to main feature)
configurations were implemented to gain a better
understanding of when sub-resolution features start to
print. Ladder bar (perpendicular to main feature) size and
pitch was varied to observe the effect that the proximity of
OPC features perpendicular to main features has on line
edge roughness.
The mask was printed on 6” wafers using a 248nm
exposure tool (NAO.5, a”O.5). Shipley UVIII photoresist
was coated to a thickness of 5000A and developed with
CD26 developer. Printability data was collected through
observation under a light microscope. To evaluate the
effect of OPC features on minimizing CD variation, feature
CDs were measured using a CDSEM. The CDSEM was
also utilized to quantify the line edge roughness associated
with ladder bars.
Index Terms—Resolution enhancement techniques,
Scatter bars, Ladder bars, Line edge roughness, OPC
1. INTRODUCTION
Modern IC devices are being imaged using optical
lithography at sub-half wavelength dimensions. Certain
roadblocks for the implementation of next generation
lithography technologies are calling for the extension of
248nm and 193nm lithography. This will require more
aggressive application of a number of different
resolution enhancement techniques, one being optical
proximity correction (OPC).
John Wittenzellner is an undergraduate Microelectronic Engineering
student at the Rochester Institute of Technology, Rochester, NY
14623 USA (Phone: 585-305-4666; email: j.wittenzellner@ieee.org).
Special thanks to Ben Eynon at Photronics for donating the
photomask used.
The focus of this paper is the application of OPC
features to equalize the isofocal intensity for line space
patterns of varying pitch value, specifically over a range
of :1 to 1:4. The isofocal intensity for large pitch
features is higher than that for dense features because of
more relative transmission through the space area. This
difference in isofocal intensity can cause features to
print differently or in some cases cease to print, due to
photoresist being targeted at the isofocal intensity level
associated with the dense features. Figure 1 displays the
aerial image from varying pitch sizes through varying
levels of defocus.1 The mask function used to generate
the aerial images is shown above it.
Figure 1-Aerial image through defocus from a mask
flmction containing through pitch 240nm features.
Clearly there is a need to reduce the isofocal intensity
of the larger pitch features. To do so requires reducing
the transmission through the space on the mask. One
method of doing so involves placing features in the
space region that are beyond the resolution limit of the
imaging system. Scatter bars are sub resolution assist
features that run parallel to the main feature whose
presence reduces the intensity as a function of the bar
width (b) and bar pitch (ph):2
Space intensi~ reduction = (Pb — b ~ 2
Pb
(1)
Scatter bars essentially mimic an equivalent reduction
in transmission through the space. In modern
lithography systems, the 0th and ±1 orders are the only
diffraction orders captured by the imaging system, Sub
resolution assist features, such as scatter bars and ladder
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When placing scatter bars, the printability of the bar
has to be considered. The scatter bars have to be placed
far enough from the actual feature to avoid being printed
as part of it, as well as far enough from each other, to
prevent printing in between the isolated lines.
Figure 3 is the aerial image for a series of 1:1 lines
and Figure 4 is the aerial image for 1:4 pitch density.
Figure 5 displays the effect that scatter bars have on the
isofocal intensity. The isofocal point for the 1:4 features
is reduced from approximately 0.75 to approximately
0.45 which is much closer to that of the dense line space
pattern. Note that the scatter bars are in close proximity
to the isofocal point and there is a possibility of them
printing if off axis illumination is used.
Ladder bars3 are another method of reducing the zero
order intensity in the space region of large pitch
features. Ladder bars are sub resolution features that are
perpendicular to the main feature. Ladder bars offer
more flexibility because they have more attributes that
can be varied to meet the necessary imaging
requirements. The width of the ladder bar, the pitch,
and its separation from the main feature can all be
varied. Figure 6 is an aerial image through defocus of
1:4 pitch line space patterns with ladder bars. Notice
that the printability concerns of the assist feature that
were present with the scatter bar are no longer there.
Ladder bars do introduce the possibility of inducing line
edge roughness in the resist pattern because they are
parallel to the main feature as shown in the two
dimensional aerial image shown in Figure 7.









Figure 2-Diffraction diagram for OPC features.
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Figure 5-1:4 Line space pattern with scatter bars.
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Figure 6-1:4 Line space pattern with ladder bars.
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Figure 7-Ladder bar two dimensional aerial image








Besides the possibility of inducing line edge
roughness, ladder bars also increases the complexity
associated with designing and fabricating the mask due
to the significantly increased polygon count.
II. MASK DESIGN
The photomask was designed using Mentor Graphics
IC Station. The main features were printed on the mask
at 1 200nm resulting in printed resist features of 240nm
(5X stepper). The photomask is a 6” binary chrome
mask that was exposed on an Alta 3500 pattern
generator at Photronics in Austin, TX and etched using a
dry etch plasma tool.
The mask consisted of five main sections, where the
pitch of the main feature, as well as different
characteristics of the assist features were varied. Figure
8 is a picture of the mask layout.
B. Double Scatter Bar
The double scatter bar is used to increase the OPC
feature density between main features when increasing
the width of the single bar would result in it printing.
The scatter bars are evenly spaced. The scatter bar
width varied from 300nm to l200nm, in steps of 5Onm
(B), on the mask. The main feature pitch varied from
1:2 to 1:4 in steps of0.5 (A).
A. Single Scatter Bar
The single scatter bar, is the simplest of sub resolution
assist features implemented on this mask. The scatter
bar was placed evenly in the middle of the main features
and varied in width from 300nm to I 200nm, in steps of
5Onm (B), on the mask. The main feature pitch varied
from 1:1.5 to 1:4 in steps of0.5 (A). Figure 9 shows all
four of the scatter bar configurations used on this mask.
C. Triple Scatter Bar
Again, another scatter bar was added to increased to
increase the OPC feature density between main features
when increasing the width of the single bar would result
in it printing. The scatter bars are evenly spaced. The
scatter bar width varied from 300nm to I200nm, in steps
of SOnm (B), on the mask. The main feature pitch
varied from 1:2.5 to 1:4 in steps of0.5 (A).
D. Triple Scatter Bar with Wide Center Bar
he center bar for these triple bars, was set to a fixed
~th of 700nm to see what possible effect it would
lye on printability. The scatter bars are evenly spaced.
.le outer scatter bar width varied from 300nm to
l200nm, in steps of 5Onm (B), on the mask. The main
feature pitch varied from 1:2.5 to 1:4 in steps of 0.5 (A).
E. Ladder Bar
The ladder bar is a sub resolution assist feature that
runs perpendicular to the main feature. Ladder bars
were implemented for main feature pitches of 1:1.5 and
1:4 (A). Figure 10 is a picture of a ladder bar feature as
well as the different characteristics that can be varied.
1000 2000
X Position (rim)
Figure 9-Different scatter bar configurations
implemented on the mask.
Figure 8-Mask layout.
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ZL
Figure 10-Ladder bars.
The ladder bar separation from the main feature (B),
was varied from Onm to I 200nm in steps of SOnm to
observe the effect that ladder bar proximity has on the
line edge roughness of the main feature. Whether or not
ladder bars with no separation from the main feature
would print was also of interest. The width of the ladder
bar (C) was varied from 300nm to l200nm in 5Onm
steps to see what effect it would have on main feature
line edge roughness as well as ladder bar printing.
Finally, the pitch of the ladder bars (D) was varied from
1:1 to 1:4 in 0.5 steps to see what effect it would have
on printability of the main features as well as line edge
roughness.
III. EXPOSURE AND DEVELOPMENT PROCESS
Exposure were carried out using an ASML 5 500/90
248nm DUV stepper with NA=0.5 and a=0.5. It is
outfitted to use 6” wafers.
The photoresist used was Shipley UVIII which is a
chemically amplified 248nm resist. It was spun coat to a
thickness of approximately 5000A and then exposed on
the ASML 5500/90. Four wafers were exposed under
the conditions shown in Table 1. An X slotpole was
used to observe how off axis illumination affects the
printing of scatter bars.
Table 1-Exposure conditions.
IV. RESULTS AND DISCUSSION
The first observation to investigate the printability of
the line space patterns with assist features was done in
the lower left hand corner of the mask, where the single
and double scatter bars are located. Figure 11 is an
image capture from a light microscope at 500X
magnification.
This image is a testament to the need for OPC to
allow through pitch printing of the 240nm lines on the
mask. Main feature pitch increases in the x-direction,
while single scatter bar width increases in the y
direction. The 1:2.5 pitch main features do not begin to
print until the single scatter bar width reach 450nm. The
double scatter bars, with their increased density; start to
print the main features, with less individual bar
thickness.
To observe the effect of off axis illumination, an x
slotpole was used to illuminate the y-axis orientated
features of the mask. In Figure 12, the scatter bar is
starting to print between the main features at
approximately l8Onm due to the influence of the
slotpole.
Wafer Mm Max Step Illumination
# mJ/cm2 mJ/cm2 mJ/cm2
~ 1 17 27 0.25 X-slotpole
2 12 32 0.50 X-slotpole
3 17 27 0.25 Conventional
4 12 32 0.50 Conventional
After exposure, the wafers were immediately put into
a post exposure bake at 140C for 90 seconds. Following
the PEB, they were puddle developed for 45 seconds in
CD26 developer, then rinsed and spun dry.
B
Figure 11-Light microscope image capture of the lower
left hand corner of the mask.
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The ladder bars were the next portion of the mask that
was investigated under the SEM. As stated earlier,
ladder bars have potential for inducing line edge
roughness as shown in the two-dimensional aerial image
plot. If the variation is not very large relative to the line
width, it will most likely be smoothed out by the PEB.
One of the variables changed for the ladder bars was the
amount of separation between the bar and the main
feature. The following two figures are from main
features with a pitch of 1:4 with ladder bar assist
features. The ladder bars in each image were the same
width and pitch, only the separation from the main
feature changed. In Figure 14, there is no ladder bar
separation, in Figure 15, it is 300nm.
Figure 15-Ladder bars with 300nm separation from the
main feature.
There is a positive relationship between the
separation of the ladder bars from the main feature and
the amount of line edge roughness. With as little as
300nm (on the mask) separation, the ladder bars induced
a 5Onm difference between points on the roughened line.
Prior to this experiment, it was not known whether or
not the ladder bars that were attached to the main
features on the mask (Onm separation) would print. It
was believed that the lack of separation would induce
the most amount of line edge roughness, with the line
edge roughness smoothing out as separation increases.
As seen in the last two figures, it appears to be the
opposite. In the more extreme case, as the ladder bars
progress further away from the main feature, the line
only prints in the areas adjacent to the ladder bar as
shown in Figure 16.
Figure 12-Scatter bar printing due to x-slotjole Figure 14-Ladder bars with Onm separation from the
illumination, main feature.
Figure 13 is a side by side comparison of a 1:1 (left
hand side) and a 1:4 (right hand side) SEM image of
resist lines. The 1:4 pattern had triple scatter bar OPC
features which resulted in excellent CD matching.
Figure 13-CD matched 1:1 and 1:4 lines.
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Figure 16-Main features only printing next to ladder bar,
when ladder bar separation is large.
V. CONCLUSION
The need for optical proximity correction features to
print a wide range of pitch values has been clearly
demonstrated for the Rochester Institute of Technology.
Scatter bars behaved as expected, increasing the ability
to print lines through pitch and printing earlier than
expected when illuminated with slotpoles.
Unexpected results were seen with the ladder bar
portion of the mask. The simulated two-dimensional
aerial image predicted the possibility of line edge
roughness due to the proximity of the ladder bars to the
main features. It was not expected that increasing the
ladder bar separation would increase the associated main
feature line edge roughness. As Figure 13 shows, there
is little to no line edge roughness when there is no
separation between the ladder bar and main feature on
the mask.
There was a fair amount of line width variation
present that wasn’t accounted for by simple within wafer
variation due to PEB temperature gradients, exposure
variation, etc. It is believed that a fair amount of it was
due to over-exposure of the mask in sections with dense
OPC features, due to the Alta 3500 being a laser based
tool. To undertake further investigation into the
quantitative effect of OPC on line printing a mask
written on an e-beam write tool would be highly
desirable.
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Design, Fabrication, and Characterization of an
Alternating Phase Shifting Mask for
DUV Lithography
Andrew C. Estroff
Abstract— The goal of this project is to design,
fabricate, and characterize alternating phase shift
masks for 248nm DUV lithography. The
characterization of the masks was to include etch
depth and sidewall angle measurements via atomic
force microscopy (AFM). Etch times were to be
varied in order to induce phase changes of 900, 1800,
and 270°; one binary chrome on glass mask was also
supposed to be fabricated to show the enhancements
offered in processing by the phase shifting masks.
The measurements of the etch profiles should not
only be useful in determining the achieved phase
shift and their correlation to CD in photoresist, but
also in the feasibility of using atomic force
microscopy on alternating phase shift masks as a
form of metrology; a standard profilometer was also
going to be used for metrology in comparison to
AFM measurements. After characterization of the
mask set, minimum CD performance was to be
evaluated using PROLITH simulation, followed by
experiments in the RIT SMFL.
Index Terms—Alternating Phase Shifting Mask
(APSM), Atomic Force Microscope (AFM), Levenson
Mask.
I. INTRODUCTION
S iNCE the advent of microelectronicsmanufacturing, the basic design of a ph tornask for
use in lithography has not changed. Essentially
masks are binary features (chrome) on glass of the
image to be transferred to the wafer. However, these
basic masks fail to offer the desired resolution for the
small feature sizes desired for modem chips with
increasingly smaller transistor gate lengths and greater
circuit density. Alternating Phase Shift Masks (APSM,
or also known as Levenson-type masks) offer a solution
to making smaller features with a greater density (pitch),
as well as an enhancement in depth of focus (DOF),
Manuscript received May 19, 2003. This work was supported in
part by the RIT Microelectronics Department, as well as the RIT
Mechanical Engineering Department (who allowed use of their AFM).
A. C. Estroff is a senior at the Rochester Institute of Technology.
while requiring only a few modifications to the “basic”
binary mask that has been used in industry for decades.
Although alternating phase shift masks offer
resolution enhancement and an increased depth of focus,
they can only practically be used in certain situations,
and do encounter some limitations/problems. They can
generally only be used in applications requiring small
feature size and tight pitch, such as the gate level in
DRAM manufacturing. Some problems include printing
brick-like patterns, second to first level alignment during
mask fabrication, inspection, etch depth, phase defects,
and mask repair.
Basic chrome on glass, binary masks have been used
in the fabrication of integrated circuits for decades.
However, as critical dimensions continue to decrease in
size, new techniques must be developed to image these
features. Using radiation with a smaller wavelength
would aid this cause, but that is a rather expensive route
to follow, since it would require the purchase of a new
stepper/scanner. The use of alternating phase shift
masks present a viable solution to increasing resolution,
pitch, and depth of focus, while requiring only a few
departures from standard binary, chrome on glass
fabrication techniques. Although these masks have
several benefits, they are not without their caveats.
II. THEORY
Light is an electromagnetic wave comprised of a
phase and amplitude. Generally speaking, as the
electromagnetic wave encounters smaller opaque
features on a chrome on glass mask, the contrast
between the opaque and transparent region approaches
zero due to constructive interference from fringing
fields. Thus, optimizing transmission of light through a
chrome on glass mask would require the opaque features
to be to be greater in size than the transparent regions.
In this type of mask the light has the same phase at all
transparent regions. The effects listed above will
therefore result in degraded resolution and pitch of CDs.
These masks also do not ensure that the electric field at
the wafer’s surface will go to zero.’ The electric field at
the surface of the wafer is given by equation I below:











(Energy2) -. - -. - ResI~(Threshold
Figure 1: Electric Field for Binary CoG Mask8
Alternating phase shift masks offer a solution to these
problems. These masks introduce a ,r, or 1800, phase
shift in the electric field at the surface of the mask at
alternating apertures, unlike the binary chrome on glass
mask whose electric field at the surface has the same
phase at all apertures. This phase shift is introduced by
etching a certain distance into the transparent material of
the mask (this could also be accomplished by depositing
a particular thickness of the same transparent material
onto the mask). The etch depth required in fused silica
(quartz) to induce a 2~ phase shift in 248nm radiation is
247nm. This depth can be calculated from equation 2,
z~çb=.~(n—1)t (2)
where t is the thickness to be etched, ~i is the desired
phase shift, A. is the wavelength of incident radiation,
and n is the refractive index of the transparent media.
As mentioned previously, binary chrome on glass
masks do not ensure that the electric field at the wafer’s
surface will be zero, resulting in a degraded image and
therefore a decreased resolution and pitch. However, in
the case of an alternating phase shift mask, the electric
field at the mask swings from +1 in regions with no
phase shift to -1 in apertures with a r phase shift, thus
forcing the electric field at the wafer to pass through
zero.
a I I
I I I I
~ ~I ~ F19 r~J _~gR;sisi
The aerial image intensity can be approximated by
equation 3 below:
1(x) = 0.5(1 + cos~) (3)
This allows alternating phase shift masks to exhibit
greater contrast, thus leading to better resolution and
pitch. In fact, the resolution of an alternating phase shift
mask is twice that of a chrome on glass mask,
represented by equation 4.
0.25A.
(4)
Despite the advantages offered by alternating phase
shift masks, there are several negative aspects.
Alternating phase shift masks perform best in
applications requiring small CDs and a tight pitch, such
as the gate level in DRAM manufacturing. Certain types
of features, however, make it difficult to use alternating
phase shift masks. High density brick-like patterns do
not allow for neighboring features to have phases
opposite one another, and patterns that are not repetitive
are also difficult to assign phase shifts to that meet the
alternating phase shift mask specifications.3
Additionally in clear field masks, regions where phase
shifted and non-phase shifted regions meet will cause an
undesired printed line in the photoresist.
Alternating phase shift masks also have the potential
for quartz patterning errors, where the desired etch
depth is not achieved, resulting in an incorrect phase
shift. The light intensity that passes through the
transparent regions remains constant regardless of phase
Reticle
,,Qu~rtz (Clear)










Figure 2: Electric Field for Alternating Phase Shifting
Wafer __________________ ~emaining Resist Masks
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shift/etch depth. Inspection tools that merely observe
light intensity through the mask to verify the pattern will
not notice this phase error. Additionally, there are no
systems currently available to repair these quartz
patterning defects.4
Other phase shifting masks types do exist, however
they generally do not exbibit the same increase in
resolution as alternating phase shift masks offer. Rim
phase shifters also force the zero intensity at the wafer
surface, but also allow for arbitrary feature types to be
fabricated. Chromeless phase shifting masks can be
fabricated from a blank quartz mask with only one
patterning step, as opposed to two patterning steps for
alternating phase shift masks; each phase transition
results in a zero intensity reading at the wafer surface.
Attenuated phase shift masks (also known as embedded
attenuating phase shift masks or leaky chrome phase
shifting masks) utilize partially transmitting regions with
transmission values in the range of 4-15% that also
induce a ~r phase shift, resulting in a zero intensity
reading at the wafer surface. Similar to binary chrome
on glass masks, attenuating phase shift masks require
only one patterning step.
Atomic force microscopy allows for the inspection of
both etch depth (and therefore phase shift), as well as
the feature’s sidewall angle. The measurement of etch
depth using an AFM is solely dependent upon the length
of the probe tip in use; clearly the probe needs to be
longer than the depth of the feature to be measured.
Although AFM can be used to measure sidewall
angle, certain criteria need to be met in order to do so.
All atomic force microscopes are equipped with
feedback in the Z direction, which allows for surface
height measurements. However, not all atomic force
microscopes are equipped with feedback in the X and Y
directions, which is required to accurately measure
sidewall angle. In addition, the measurement of sidewall
angle requires an algorithm to account for the non-linear
response of the piezoelectric actuators (used to scan the
probe) to applied voltages. Ultimately, if there is an
algorithm to account for the piezoelectric actuators, and
the AFM being used has feedback in the X and Y
directions, the sidewall angle that can be measured must
be less than the half-angle of the probe tip. If the
sidewall angle is greater than that of the half-angle of the
probe tip, the angle measured will be that of the probe.
Atomic force microscopes have two main modes of
operation: contact and non-contact. In the contact
mode, the probe tip and sample surface are kept at a
very close distance from one another; this distance is
regulated by repulsive forces that are encountered when
the probe tip is brought into close proximity with the
sample surface. The advantage to this mode of operation
is that atomic resolution can be achieved. This
advantage does not come without a price. When the
probe tip encounters sudden changes in surface height
(such as sidewall angles), it undergoes severe






Figure 3: AFM Regions of Operation9
The other mode of operation for an AFM is the non-
contact mode (also referred to as tapping mode). In this
mode of operation, the probe tip and sample surface are
kept at a distance an order of magnitude larger than that
in the contact mode; this distance is regulated by
attractive forces between the probe tip and sample
surface. The advantages to this mode are that attractive
forces from approaching sidewalls can be fed-back to
the system thus reducing probe deformation, tip shape
and measurement stability are maintained, and high
aspect ratio critical dimensions can be measured.
Current atomic force microscope tip technologies are
small enough to be extended for approximately four
generations, allowing for the development of new
technologies in that time period. Several different types
of probe tips exist. Standard tips are typically long,
slender, have a sharp apex, and are used in contact
mode; an example of a standard tip is shown in figure 4.
In addition to the standard probe tips, CD mode probe
tips also exist; there are two main types. One type of
Figure 4: Standard AFM Probe
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CD mode probe tip is conical, which allows for the
accurate measurement of critical dimensions.
Probe Tip’°
Additionally, flared tips are also available, which in
systems that have feedback in X and Y directions allow
for the measurement of reentrant sidewalls.
The measurement of pitch for critical dimensions is
not affected by the probe width; however, the
measurement of lines and spaces is affected by the probe
width (lines become larger, spaces become smaller). It
is possible to measure the width of the probe tip by
using a standard mode sharp-apex tip. The width of the
CD mode tip can then be subtracted from CD
measurement data to obtain proper measurements.
Some general advantages to atomic force microscopy
over other forms of metrology are that it can be
performed in normal environmental conditions (does not
require operation in a vacuum), can measure phase shift
(etch depth) unlilce other mask inspection tools which
simply measure transmitted light intensity which
remains constant regardless of phase, non-contact, 3-
dimensional, potential to accurately measure sidewall
angles, and no change in CD size due to measurement.
Some general disadvantages are that it is very slow, only
small areas can be measured (5x5jim areas and smaller
are typical), long and slender probes are desired for
maximum resolution and feature height measurements
but probe tip aspect ratios greater than 10:1 are prone to
breaking easily, and degradation of the probe must be
tracked since tip erosion creates measurements to
deviate from the mean.
III. DESIGN
The mask design consisted of a resolution chart
comprised of 2.0p~m down to O.l3~.tm feature sizes,
which correlate to l0.0~im to 0.65~tm feature sizes on
the mask, since the ASML 248nm stepper being used is
a 5X reduction stepper. The mask consists of both clear
and dark field regions, meaning that in the clear field
regions, alternating spaces in the resolution chart
received a phase shift, whereas in the dark field,
alternating lines received a phase shift. Other features
were included on the mask, but only the resolution chart
received a phase shift; the resolution chart is shown in
figure 7:
1 1 III •S 0$ Ci
Figure 7: Resolution Test Chart7
The resolution test chart was incorporated into the mask
design shown in figure 8:
1500 urn
Figure 8: All features on mask7
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Figure 5: Conical CD ~
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A single die is comprised of the design shown in
figure 8 repeated five times, one in the center of the die,
and one in each corner of the die. The mask consists of
a 3X3 array of die, resulting in nine total die to be
printed in one exposure. This was done to allow for
multiple sites to be measured on the mask, allowing for
good characterization of the quartz etch process. The
mask itself is 6”x6”.
IV. RESULTS AND DISCUSSION
To fabricate the mask, the design was submitted to the
RIT SMFL mask house. The mask fabrication process
requires two levels. The first level is made using the
standard RIT process: a standard chrome on glass mask
blank coated with photoresist is patterned on the
MEBES using a 0.25iim dot size, after which the
photoresist is developed and the chrome is wet etched
(followed by photoresist strip). The 0.25jim beam
diameter limits the minimum resolvable feature size to
0.5011m. However, it is not the beam diameter that is the
ultimate limiting factor, but the wet chrome etch. The
wet chrome etch limits the minimum resolvable feature
size to 0.75 jim on the mask, which would correlate to a
0.1 5itm line/space in photoresist.
The second level of the mask requires the mask to be
coated again with photoresist; this step presented a
challenge to the mask house, since it did not possess
6”x6” edge-handling chuck to coat the mask. However,
it was possible to spin the mask at a low RPM without
vacuum on a standard chuck, allowing for the mask to
be coated with photoresist for second level exposure.
After photoresist coating, the mask was placed into the
MEBES for exposure of the second level, after which
the photoresist was developed. Unfortunately, the
alignment and overlay of the mask was a failure, with
gross rotational and translational error.
A dry quartz etch process developed by Jun Yang was
to be used to etch the quartz if the second level of the
mask been successfully made. The quartz etch process
details are: 330-400W, CHF3~-l 3OSCCM,
Ar—~50SCCM, O2~-5SCCM, pressure —70torr. These
process parameters resulted in an etch rate of
approximately SOOAImin, Therefore, to achieve the
desired it phase shift (2470A into quartz), the quartz
would need to be etched for approximately 5 minutes.
Figure 9 shows a cross section of an etched Si02 profile
which was made to characterize the quartz etch process.
Although it is difficult to see, the resulting sidewall
angle is approximately 80 degrees.
Figure 9: Etched Si02 profile (courtesy of Jun Yang)
Atomic force microscopy analysis of the quartz etch
was not possible due to a lack of AFM probe tips.
V. CONCLUSIONS
The theory governing phase shifting masks and
atomic force microscopy is well understood. However,
there is much future work to be performed on this
project. Without the procurement of certain parts, such
as a useable mask and atomic force microscope probe
tips, the work outlined in the abstract cannot be
completed.
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Investigation of Undercut on Alternating
Aperture Phase Shift Mask
Marc J. Cangemi
Abstract— Each new technology node tests the limits of
optical Lithography. As exposure wavelength is reduced,
new imaging techniques are needed to maximize resolution
capabilities. The phase-shift mask (PSM) is one such
technique that is utilized to push the limits of optical
lithography. Altering the optical phase of the light that
transmits through a photomask can increase the resolution
of a lithographic image significantly. However, intensity
imbalances between the etched and non-etched regions due
to sidewall scattering can cause resolution, phase and
placement errors on the wafer. One method to balance the
transmission is to undercut the chrome or retract the
quartz underneath the chrome in the etched regions. An
alternating aperture phase-shift mask with undercut was
successfully fabricated and showed improved intensity
balance.
Index Terms— intensity imbalance, phase-shift mask,
photomask, undercut
I. INTRODUCTION
A ltering the optical phase of the light thattransmits through a photomask can increase the
resolution of a lithographic image significantly. The
phase is altered to satisfy the relationship d = AJ2(n-1)
(in which: d =film thickness, ~. = exposure wavelength,
n refractive index). Several types of phase-shifting
masks (PSM) have been proposed. Each type has a
general characteristic in which some transparent areas of
the mask are given 180° shift in optical phase relative to
other nearby transparent areas, Therefore the light
intensity at a pattern boundary section becomes zero.
The interaction of the aerial images between two
features with a relative phase difference of 180° create
interference regions that can be used to print images
much closer together and with an increased depth of
focus than that of a standard chrome-on-glass mask[ 11.
The primary focus will be towards the Alternating
Aperture Phase-Shifting Mask (AAPSM).
Manuscript received May 19, 2003. Marc Cangemi is with the
Department of Microelectronic Engineering, RIT.
areas with relative differences of 180° phase change as
shown in figure 1. The phase-shifting regions are
defined by another exposure. Then the substrate
(quartz) is etched to the required depth to satisfy the
equation d = X/2(n-l). Phase differences on the
AAPSM create the regions of destructive interference,
resulting in a sharp dark image. The interference of the
alternating phase spaces allows
features to be printed very close together with an
increased depth of focus. Ideally, an AAPSM can




Fig. I. Alternating Aperture Phase Shift Mask
II. INTENSITY IMBALANCE
The AAPSM is fabricated using a subtractive
process in which the substrate is etched to a desired
depth. This subtractive process causes asymmetrical
dissimilarities between the etched and non-etch regions.
The asymmetry between the openings is created from
sidewall scattering of the etched openings. There will be
a higher transmittance at 00 region, which results in a
higher image intensity of 0° region. [2]. Therefore an
aerial image imbalance occurs between the shifted and
non-shifted intensity peaks as illustrated in figure 2.
Image imbalances contribute directly to a CD difference
between two openings and placement errors3. Images
that are printed will differ in size between the etched and
non-etched openings if the effective phase and
transmission of AAPSM are not ideal.
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Fig. 2, Intensity Imbalance between etched and non-etched regions
In an ideal phase shift mask, only the ±1st diffraction
orders are collected by the imaging system as showing
in figure 3. Ideally, the 0th order is canceled by the anti-
symmetry of the alternating structure. However, non-
ideally the AAPSM has some amplitude at the 0tF~
diffraction order. When the 0th order interacts with the
±1’~ orders it constructively or destructively interferes
with the fields produced by the ±ISt orders, causing the





In addition to transmission imbalance between phase
regions, sidewall scattering also creates phase errors.
Even if the trenched is etched to a given depth, the
effective phase difference will be somewhat different
from 1800 due to diffraction at the glass and chromium
edges. The combination of phase and transmission error
results in a focus-dependent CD and placement error
and the peak intensities at the best focus are not
balanced due to transmission errors. In the presence of
phase and transmission errors, the focus can be offset,
such that the intensities are balanced but at the expense
of image quality of both etched and non-etched. It has
been shown that the contributions of phase and
transmission error are orthogonal thus both errors must
be eliminated to remove the 0hl~ diffraction order [3].
There are three general methods to balance the
intensity between the phase shifted and non-shifted
regions. Referring to figure 4, the first method is to bias
the phase-shifting region. Additional light is able to get
through the etched trench as a result of enlarging the
etched region and therefore balancing the intensity
between the etched and non-etched regions. The second
technique is a dual-trench approach. This method
involves adding an additional etch step in which both
regions are etched into the quartz, but still maintaining
the 180° shift between the two regions. The dual-trench
process will balance the intensity; however the intensity
at the etched and non-etched portions will be
considerably reduced than that of the other two methods.
The third technique is to undercut the chrome or “pull
back” the quartz underneath the chrome. This is
accomplished by anisotropically dry etching the quartz
to a desired depth followed by an isotropic wet etch.
This causes the quartz to be retracted underneath
chrome, therefore reducing sidewall scattering and
balancing the intensity of etched and non-etched areas
[1]. In addition, combinations of all three methods can
be used to balance the intensity. The focus of this
project is on the undercut method.
larger smaller
4c. Single-trench with undercut
Fig.4. Techniques to balance the intensity.
III. OBJECTIVES
The object of this experiment was to fabricate two
alternating aperture phase-shift masks (AAPSM) for
comparison purposes. The first is a standard AAPSM
(fig. 1) and the second is an AAPSM with approximately
75nm of undercut on each side (fig.4c). The desired
Fig. 3. Phase-shift mask diffraction
4a. Biasing phase-shifting region
I ~de1ta of 180°phase shift
4b. Dual-trench approach
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etch depth for each mask is 2440 Angstroms following
the equation d = ~J2(n-1), where the DUV imaging
wavelength, ?~ is 248nm and the refractive index is 1.5.
Upon completion of the mask fabrication process;
phase, depth, etch profile and intensity balance, have
been measured for each mask.
IV. GENERAL PROCEDURE
1. Obtain two standard chrome-on-glass mask
blanks
2, First write level — Opens up chrome areas to be
quartz etched (180° regions)
3. Develop
4. Dry chrome etch
Fig.5. Masks after first level write
5. Anisotropic dry quartz etch
• 1st mask depth of 2440A
• 2Dd mask depth of 1500A
6. Isotropic wet quartz etch — 2~ mask only
• 2~ mask wet etch an additional 940A
(1500 + 940 = 2440A total depth)
~244OA
13. Measure phase — MPM248
14. Measure aerial image transmission — AIMS
15. Measure depth and profile — SNP
V. RESULTS AND ANALYSIS
Quartz The two varying alternating aperture phase shift
masks were fabricated satisfactorily. The phase is the
first attribute to look at when dealing with a phase-shift
mask. Tables I and II show the phase across each of the
masks, along with deduced depth in angstroms. Figures
9 and 10 shows the phase uniformity across each mask.
TABLE I
STANDARD AAPSM PHASE AND DEPTH
Fig.7. First mask completed
2440A




174.5 175.9 176.6 175.3 173.3
177.3 178.8 179.4 178.6 176.9
178.5 179.7 179.9 179.5 177.9
177.8 179.7 180.1 179.4 177.3





2365.6 2384.4 2393.2 2376.6 2349.2
2403.7 2423.6 2431.3 2420.9 2398.5
2419.8 2435.8 2438.5 2433.1 2411.4
2410.3 2435.9 2441.9 2431.2 2403.3












Fig.6. After quartz etch
7. Strip resist/clean
8. Spin coat resist for 2°’~ level
9. Second write level — Opens up chrome areas
not to be quartz etched (0° regions)
10. Develop
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Fig,9. Standard AAPSM phase uniformity
The phase for each mask yielded tolerable results.
The average phase for the standard AAPSM is 177.4
degrees while a couple of degrees from the desirable
180 degrees. The AAPSM with undercut yielded a little
better phase average of 181.5 degrees. However, the
undercut AAPSM uniformity was not quite as good as
the standard AAPSM. This can be attributed to the
additional wet etch step adding more degrees of
variation.
TABLE II
UNDERCUT AAPSM PHASE AND DEPTH
Phase @ 248nm
175.9 177.4 180.6 180.3 178.4
181.2 183.8 186.1 183.6 181.3
179.6 185.4 186.6 185.7 182.9
180.4 182.4 186.8 184.5 181.8





2384.3 2404.2 2447.5 2444.1 2417.8
2455.6 2491.9 2523.2 2488.7 2457.6
2433.9 2513.3 2529.3 2517.5 2479.6
2445.8 2472.9 2531.8 2500.9 2463.9




Fig.lO. Undercut AAPSM phase uniformity
After determining each mask had the appropriate
phase, the next step was to look at the etch profile using
an SNP profilometer. The deduced depth from the
phase was also verified using the SNP. The next step
was then to look at the image intensity for each mask.
Figures 11 and 12 are set-up to show where the image
intensity peaks are in comparison to the actual etched
profile. The AIMS image intensity was measured at the
248nm wavelength, with an NA of 0.5 and sigma of 0.3.
From these results it can be determined that the
undercut did indeed help to improve the intensity
imbalance. Looking at the standard AAPSM intensity,
we can see the intensity imbalance between etched and
non-etched regions does exist. Then looking at the
undercut AAPSM intensity peaks, we can see the peaks
come up and are starting to balance with the non-etched
regions. Tables III and IV show the intensity image
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Fig. 12. Undercut AAPSM profile and intensity peaks
TABLE III. STANDARD AAPSM INTENSITY RESULTS
Site # Feature Size Left Center Right % Imbalance
I 600nm 0.317 0.262 0.323 18.1%
2 700 nm 0.454 0.390 0.464 15.0%
3 800 nm 0.498 0.430 0.503 14.1%
TABLE IV, UNDERCUT AAPSM INTENSITY RESULTS
There are few things to keep in mind with this type of
technique used to balance the intensity. The first is the
sidewall profile with an undercut feature. The
profilometer used in this experiment is not able to locate
or retrieve an undercut type profile. The profile shown
fails to show some of the isotropy of the actual etched
feature. Stripping the chrome off would reveal a feature
with an undesired decreased slope towards the bottom of
the etched feature. The fact is a trade-off between
sidewall angle and the amount of undercut exist. That is
a deep anisotropic dry etch yields better sidewall profile
at the expense of less undercut and ultimately not as
good intensity balance. Furthermore, there may be some
peeling or chrome lift-off at the small feature sizes. If a
large undercut is desired, there may not be enough area
for small chrome areas to adhere to the quartz and lift
off of these features may occur.
VI. FuTURE PLANS
The undercut AAPSM has shown some promising
results in balancing the intensity peaks. However, this
doesn’t mean much, if the results can’t be shown on the
wafer level. The next step would to actually expose
wafers and compare results between the masks at the
wafer level. A full focus exposure matrix should be
performed to show ideally how effective the undercut is
on balancing the intensity peaks. In addition, further
investigation of other balancing techniques can be
explored.
VII. CONCLUSION
In conclusion, two alternating aperture phase shift
masks have been fabricated with satisfactory phase and
depth measurements. The AAPSM with undercut
showed promising results for balancing the intensity
between the etched non-etched areas. Further
experimentation of the undercut AAPSM should be
performed to evaluate the system at the wafer level.
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Phase Edge Contact Immersion Lithography at
193nm
Bryan P. Watson
Abstract— A phase-edge contact immersion optical
lithography system utilizing a l93nni Argon Fluoride
(ArF) excimer laser was designed. The ArF laser was
passed through a 600nm quartz diffraction grating. The
diffraction grating was placed in contact with the
substrate. The gap between the mask and substrate was
varied by the use of transparency sheets to study the effects
of linewidth control and resolution as a function of this
distance. This was done for both air and water as the
indexing medium between the mask and substrate. Images
were acquired from scanning electron micrographs
(SEM’s) for each of the cases analyzed.
Index Terms— Immersion lithography, Phase edge
contrast
I. INTRODUCTION
QPTICAL lithography has been approaching hardlimits over the last few years. As smaller n
smaller linewidths are needed for next generation
IC’s, the question of reaching such small features with
optical lithography comes into question. Advancements
in optical lithography have kept it as the favorable
choice in reducing line widths to produce high-density
devices because of the costs, knowledge, and ease of
processing. To further overcome the limits of optical
lithography, various methods of lithography at 1 93nm
are being researched more and more. Some methods
being explored are interferometric lithography, contact
lithography, and immersion lithography. Each technique
has it’s own advantages and disadvantages. Much
research is currently being done to implement such
methods, and much more still needs to be done in order
to further push the limits of optical lithography.
One method that is being used is phase shifting
techniques. Using a simple quartz diffraction grating
accomplishes this. This grating is essentially a
chromeless phase-shifting mask. This mask has the
characteristic in which some transparent areas of the
mask are given 1800 shift in optical phase relative to
other nearby transparent areas. The interaction of the
aerial images between two features with a relative phase
difference of 180° creates interference regions that can
be used to print images much closer together and with
Manuscript received May 22, 2003.
an increased depth of focus. This is the general idea of
interference or interferometric lithography, which can be
seen in Figure 1.
Interferometric lithography has the ability to produce
highly coherent repeating patterns. These patterns
maintain a high contrast over a large depth of focus and
resolution is constrained only by diffraction and the
coherency of the source. Another benefit of
interferometric lithography is its ability to be
implemented inexpensively and with minimum
complexity since there is limited use of masks and
refractive components.
Figure 1: Two mutually coherent light beams interfering
on a substrate at angle 0.
The simplest method of implementing an
interferometric lithography system centers on the
interference of two mutually coherent light beams of
wavelength ~. The beams interfere at the surface of a
substrate coated with photosensitive material at an angle
O with respect to the substrate normal. The interference
of the light beams produces a sinusoidal intensity
distribution with period P (line/space) specified by
A/2sinO. The minimum resolvable line width decreases
as the angle of incidence 0 increases, therefore the
minimum period that can be imaged with wavelength ~
is X/2 as 8 approaches 90°. While this sort of perfect
interference is not likely to occur in this experiment, it is
worth mentioning due to the desire to make this
assumption when imaging in the Fraunhofer region.
By placing such a mask in contact with the substrate,
the image created will resemble that of the geometric
shadow provided that it is in the Fresnel or near-field
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region. This brings about the name phase-edge
lithography, since the image is produce from the edge of
the phase shift portion of the mask. As the contact gap
is increased slightly, imaging moves into the Fraunhofer
region of diffraction, which is the conventional
projection type of lithography. The intensity profile of
the wave will further be reduced on the principal of
Fourier optics. This principle can be seen in Figure 2.
This altered intensity pattern can lead to incorrect
patterning and imperfections in resist features. One way
to combat microbubbles is by the use of an outgassing
system, which is the removal of dissolved air from
water. This problem will not be explored in this
experiment, as this is just the first stage of using this
immersion technique. There is currently an outgassing
process being developed by the Thermal Analysis Lab at
RIT.
Figure 2: Fresnel and Fraunhofer region intensity modeling.
To further increase resolution for smaller features
comes the idea of immersion lithography. Immersion
lithography focuses on the idea of using a liquid as an
indexing medium instead of air. This is attractive
because of liquids having a higher index of refraction, n,
than that of air (for air n=l .0). By using water as an
indexing medium, an optical system can be improved
greatly. Water has a higher index of refraction than air
(-~l.33 at 193nm). Other benefits of water is that it is
highly transparent at I 93nm, it is easy to obtain, and
does not have an adverse reaction to photoresist. These
properties make water very attractive for immersion
lithography. The higher index of refraction will increase
the Numerical Aperture (NA) of the system since NAn
sinO. By adding the water the effective wavelength,
given by )~.]n, will also decrease. The combination of
these two factors will lead to increased resolution, which
is given byk1*A~~/NA.
There are some obstacles that still need to be
overcome in immersion lithography. One of the major
problems is that of microbubbles. Microbubbles are
small bubbles that are inherent in water. Bubbles as
small as lmicron can alter the intensity of the beam.
By further increasing the contact gap and moving
further into the Fraunhofer region, the intensity











0.0 0.2 0.4 0.6 0.8
Dist~ce (MIcroffletefs)
1.0 1.2
Figure 3: Intensity profile drop off for a given gap.
To further increase resolution for smaller features
comes the idea of immersion lithography. Immersion
lithography focuses on the idea of using a liquid as an
indexing medium instead of air. This is attractive
because of liquids having a higher index of refraction, n,
than that of air (for air n= 1.0). By using water as an
indexing medium, an optical system can be improved
III~n~~ pItlild
—~ S~ad~r Fre~ncI .—>DIIkICIbI L~ft~i~
* ~ft
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greatly. Water has a higher index of refraction than air
(.—1.33 at l93nrn). Other benefits of water is that it is
highly transparent at I 93nm, it is easy to obtain, and
does not have an adverse reaction to photoresist. These
properties make water very attractive for immersion
lithography. The higher index of refraction will increase
the Numerical Aperture (NA) of the system since NA=n
sinO. By adding the water the effective wavelength,
given by A,,In, will also decrease. The combination of
these two factors will lead to increased resolution, which
is given by kl*~ff/NA.
There are some obstacles that still need to be
overcome in immersion lithography. One of the major
problems is that of microbubbles. Microbubbles are
small bubbles that are inherent in water. Bubbles as
small as 1 micron can alter the intensity of the beam.
This altered intensity pattern can lead to incorrect
patterning and imperfections in resist features. One way
to combat microbubbles is by the use of an outgassing
system, which is the removal of dissolved air from
water. This problem will not be explored in this
experiment, as this is just the first stage of using this
immersion technique. There is currently an outgassing
process being developed by the Thermal Analysis Lab at
RIT.
II. EXPERIMENTATION AND RESULTS
A. Optical System Design
A 193nm ArF Excimer laser was used to provide
illumination for the lithography system. The laser is
controlled by the EXIO/200 Excimer Laser Control
Software on the computer hooked up to the system. The
software allows for the control of the repetition rate,
which is given in Hz. This value was set to a constant
200Hz for all exposures. To create different exposure
doses, the number of pulses of the laser has to be varied.
This was set to anywhere from 1000 to 30000 pulses.
The laser source was passed through a 600nm pitch
quartz diffraction grating that generated a coherent
diffraction pattern (see appendix — Phase-Shift
Diffraction Grating). The diffraction grating was placed
in direct contact with the substrate, or was separated
only by a distance of a sheet of transparency film. See
Figure 4. Imaging was done with both air and water as
the indexing medium in the gap between the mask and
l93run Source
substrate.
Figure 4. : Interferometric optical system design
B. Photoresist Characterization
A TOK TL307 photoresist, which is a l93nm type of
photoresist, was used for this experiment (see appendix
— Substrate Preparation and Processing). Before any
imaging could be done, the exposure dose had to be
found in order to know at what number of pulses to
image at.
An exposure series was run for exposure in air and in
water to generate a characteristic curve for the
photoresist. This was found to be at around 8000 pulses
for exposure in air, and about 8500 pulses for exposure
in water. The characteristic curve can be seen in Figure
5.
‘This experimentation in finding the dose-to-clear gave a
rough estimate of what pulse number to image around
for imaging with the mask. It is important to note that
this curve may not be beneficial for future use. Over the
last half of the quarter, the excimer laser has been
steadily losing power. It’s consistency in power and
functioning was not ideal for this experiment. After the
laser is fixed, more experiments will have to be run in
order verif~i the characterization of this TOK resist.
C. Contact Lithography with variable gap spacing
Figure 5: Characteristic curve for the TOK
photoresist in air and in water.
It was desired to image line/space patterns for various
gaps between the mask and substrate for both air and
water. This was to study the effect of linewidth control
and resolution as a function of this distance, and to see
the effects of moving from the Fresnel diffraction region
into the fraunhofer diffraction region. The goal was to
Characteristic Curves for the TOK Resist
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image first with the mask in direct contact with the
substrate to try and achieve imaging in the Fresnel
region. This was to be done both with and without
water in between the mask and substrate. To then move
into the fraunhofer region, this gap was varied by the use
of transparency sheets (—5Oum thick). It was desired to
do imaging for 1,2, and 3 transparency sheets gap
spacing for both air and water as the indexing medium.
However, as mentioned earlier, due to the lack of a
consistently stable laser source, this was not able to be
completed.
Only one SEM picture was able to be attained from
the various attempts at imaging with the diffraction
grating. A line/space pattern was generated with the
quartz diffraction grating from exposure through water
with a gap spacing of one transparency sheet. The lines
produced are around 124 microns. This can be seen in
Figure 6.
Figure 6: SEM picture of 124-micron lines
The poor resolution could be attributed to a number
of things. First of all, this is a very crude optical
setup. More imaging and tweaking of the system
needs to be done in order to try and maximize
resolution. Second, the light beams that were
interfered at the resist surface may not have been
mutually coherent. Coherent beams at the correct
angle of interference are needed to produce images of
the expected size and resolution. Theoretically, the
lines should be on the order of AJ4, or about 5Onm.
However, if there isn’t the correct interference, then
the line size can change from the expected, as it did
here. One other possibility for the poor resolution
could have to with microbubbles as mentioned in the
introduction.
III. DISCUSSION AND CONCLUSIONS
An optical system utilizing a 193nm ArF laser source
has been developed and researched to produce small
line/space features using a combination of various
lithography techniques. By using a phase-shift mask
(600nm pitch quartz diffraction grating), contact
lithography, and immersion lithography together in
one system, the ability to produce very small features
with good resolution becomes available.
An optical system utilizing a 193nm ArF laser
source has been developed and researched to produce
small line/space features using a combination of
various lithography techniques. By using a phase-
shift mask (600nm pitch quartz diffraction grating),
contact lithography, and immersion lithography
together in one system, the ability to produce very
small features with good resolution becomes
available. Lines on the order of 124 microns were
produced with this simple optical setup. However,
much more research will need to be done to fully
characterize and see the full benefits of this system.
Once a consistently stable laser source becomes
available, the full opportunity to evaluate this system
can be attained. This is just the start of such research
in using this technique at RIT, and hopefully it will be
continued to be researched in order to push the current
limits of optical lithography to the max.
IV. APPENDIX
A. Substrate Preparation and Processing
The substrates used were bare 4” silicon wafers.
Resist processing was conducted on the SVG88
wafertrac in photolithography I of the SMFL cleanroom.
The wafers were vapor primed with HMDS, to promote
adhesion, at 140°C for 60 seconds and then cooled to
25°C. A TOK TL307 193nm photoresist was dispensed
and coated at 4500RPM to a thickness of about 1600
Angstroms. The wafers were then soft baked at 90°C
for 60 seconds. After exposure, the wafers were
developed in CD26 for 30 seconds and then rinsed in the
bath for three minutes. After develop, a post-exposure
bake, PEB, was done at 115°C for 90 seconds. The
wafers were then coated and gold for image retrieval in
the scanning electron microscope (Philips 525 SEM).
B. Phase-Sh~fi Diffraction Grating
A diffraction grating is a repetitive array of
diffracting elements that have the effect of producing
periodic alterations in phase and amplitude. When the
diffraction grating is illuminated with the laser source a
series of intensity spots are generated called diffraction
orders. The intensity of each successive diffraction
order is dependent upon the level of interference
between individual wave fronts that pass through each of
the diffraction grating slits.
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TiSi2 and CoSi2 Suicide Formation using
N2~ Implant
Christine Larson
Abstract— Suicides have been used in industry since
minimum dimensions reached the 1 ~tm node. The goal of
this project is to explore Titanium and Cobalt Silicide and
incorporate its use into the JUT sub-micron CMOS
process. TiSi2 had been the industry standard to decrease
this resistivity through the O.25jim node. The current
industry standard is CoSi2, with resistivity independent of
its grain size. This allows for the smaller dimensions.
However, CoSi2 formation is very sensitive to oxygen
contamination. A Ti capping layer may minimize the
contamination by reacting with any oxygen. The nitrogen
implant prior to metal deposition should suppress
agglomeration in the films and improve thermal stability.
A Transmission Line Model (TLM) structure has been
used to extract specific contact resistivity and contact
resistance for the suicide. Four point probing will measure
the resistivity of the polycide. Results show a reduction in
sheet resistance of polysilicon samples after silicidation.
RBS and XRD analyses show oxygen contamination.
Index Terms— Suicides, Cobalt suicide, Titanium
suicide
AS CMOS is scaled to smaller dimensions, theresistivity of polysi icon gates and contacts i creas
to an unacceptable level. To maintain and improve
the speed of transistors, the resistivity of the gates and
contacts can be decreased with the use of suicides. The
purpose of creating a suicide is to reduce the resistance
of polysilicon lines and contacts to silicon. Suicide is
the result of the reaction of a metal and silicon. Self-
aligned suicide, or salicide can be formed without
additional patterning when the metal only reacts with
silicon, and not silicon nitride or silicon oxide.
Other metals have been studied for use in suicide
processes, such as W, Ta, Mo, and Ti. TiSi2 has been a
good solution for gates as small as 0.25 J.Lm and was very
attractive because of Titanium’s ability to reduce oxide
layers. However, TiSi2 has many drawbacks such as
bridging due to reactions with Si02, lower thermal
stability, narrow line effects, high silicon consumption,
and dopant redistribution.
Cobalt silicide is a potential alternative for the
0.1 8~im node and below. Bridging is no longer an issue
because cobalt will not react with oxide. Thermal
stability is increased to 900°C and above. Narrow line
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effects are eliminated because resistance is no longer
related to grain size and dopant interaction and
redistribution issues have not been observed.
In previous studies, CoSi2 films have been created
with much higher than expected resistance. To reduce
this resistance, two techniques will be applied. The first
will to use an N2~ implant to suppress agglomeration,
originally studied to prevent boron penetration into
oxide. A second technique will be the minimization of
oxygen contamination by including an HF dip before
metal deposition and the use of a Ti capping layer. A
Titanium cap should make the suicide process less
sensitive to a native oxide or oxygen in the ambient of
the rapid thermal anneal.
Titanium silicide with a N2~ implant will also be
studied. Because this implant has been shown to reduce
grain size in other suicide films, a reduction in
agglomeration is also expected.
Silicide resistivity will be measured using a transfer
length method. The TLM structure is a row of
rectangular contacts with increasing spacing. This will
allow for sheet resistance, contact resistance and specific
contact resistivity to be extracted. Silicide resistivity
will be measured using four point probing by a
resistivity mapper.
II. THEORY
A. Cobalt and Titanium
Table I illustrates a number of properties of Ti and Co.
Cobalt is a group VIII transition metal that is brittle,
hard and has magnetic properties. Titanium is typically
known for its ability to getter materials, and is often
used to lower the background pressure of vacuum
systems.
TABLE 1
MATERIAL PROPERTIES OF COBALT
Property Titanium Cobalt Unit
Atomic Number 22 27
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B. Titanium and CobàllSilicides
Cobalt suicide is produced in two rapid thermal
processing (RTP) steps. At approximately 450 °C, a
cobalt film will react to the underlying silicon to form
CoSi. Unreacted metal is etched away, followed by a
second RTP step at 700 °C causes the CoSi to react with
Si to create CoSi2. While Co is the main diffuser during
most of the CoSi2 formation, Si does diffuse during the
CoSi formation[3]. To prevent the possibility of
bridging during the CoSi formation, a titanium capping
layer will be used. For every angstrom of Co, 3.64 A
of silicon is consumed during silicidation.
Titanium suicide is also formed using a two step
RTP process. The first step is preformed at
approximately 650 °C, creating C-49 phase TiSi2. After
the unreacted metal is removed, the second RTP step is
preformed at 800 °C to create the lower resistivity C-54
phase. In these reactions, Si is the dominant diffuser[3j.
Because Titanium reduces Si02, a capping layer is not
necessary. For every angstrom of Ti, 2.77 A of silicon






Dominant Diffuser Si Co
Eutectic
Temperature 1330°C 1195°C
Resistivity 16 j.t.Qcm 18jif~cm
Dry Etch Capability good poor
Schottky Barrier 0.6 eV 0.64 eV
Cobalt Suicide is preferred over TiSi2 for many
reasons, including no strong dopant interaction, reduced
bridging effects, plasma etch resistance and no narrow
line effects. The few weaknesses include sensitivity to
surface conditions prior to cobalt deposition and
increased silicon consumption.
C. Nitrogen Implant and Capping Layers
D. TLM
The transfer length method for measuring contact
resistance is comprised of a ladder structure with
multiple contacts. This structure allows for sheet
resistance, contact resistance, and specific contact
resistivity to be measured. Fig. I illustrates the structure
used in this experiment.
Fig. 1. Transfer length method test structure. The size of the contacts
is constant while the distance between contacts is increasing.
For each structure, a plot of total resistance versus
distance between contacts is created. The slope of the
line leads to sheet resistance, the intercept with the
distance axis leads to specific Contact resistivity and the
intercept with the total resistance axis leads to contact
resistance [4).
Ill. EXPERIMENTAL
Both suicide and polycide was created. To begin,
(100) N-type wafers were scribed and RCA cleaned.
A. Polycide Formation
Approximately 500A of pad oxide was grown at
1000 °C in dry 02 with a soak time of 56 minutes.
3400A of polysilicon was deposited at 610 °C, 300 mT
in 100 sccm SiH4 for 47 minutes. The polysilicon was
doped using Emulsitone N-250 N-type spin on glass,
baked at 200 °C for 15 minutes, and then driven in using
a furnace recipe at 1000 °C in N2 for 15 minutes. Afler
removal of the spin on glass, sheet resistance of the poiy
was approximately 40 f’/sq. Half of the wafer was
protected with hard baked photoresist and implanted
with 6x10’4 cni2 N2~ at 15 KeV. Wafers were then
resist stripped and cleaned. A RTP implant anneal was
done at 950 °C for 60 seconds. Immediately after a 50:1
H20:HF dip, metal was deposited.
Cobalt was evaporated from shavings of a cobalt
sputter target. A molybdenum boat was used with a
base pressure of 1.4 x105 T. The current was
approximately 340A at 20V, resulting in a deposition
rate of approximately 3AJmin. Without breaking
47.9 58.9 amu To overcome some of the weaknesses of cobalt
4.5 8.9 gm/cm3 silicide formation, a nitrogen implant and a titanium
1668 1495 °C capping layer was used. The purpose of the pre-silicide
3287 2870 °C N2~ implant was to prevent agglomeration at high
temperatures. The implant causes grain size of the
0.22 1 W/cmK CoSi2 to be smaller, creating a more stable silicide [1).
40 6.24 i≤2cm The Ti capping layer was designed to reduce any Si02
present or formed due to 02 or moisture contamination
1.54 1.88 Paulings in the RTP ambient [2). To further reduce oxygen
contamination, an rf back sputter was recommended.
The pre-silicide N2 implant was also included for
the TiSi2 samples.
88
I_arson, Christine, 21” Annual Microelectronic Engineering Conference, May 2003
vacuum, titanium was evaporated in a tungsten wire
basket with 65A at 5V. The deposition rate of Ti was
less than I A per minute. The final cobalt thickness was
400A with a 100A titanium cap.
Titanium was sputtered at a base pressure of 3 xl 0~
T. A presputter was preformed for 10 minutes using
1000W and a sputter pressure of 5.0 mT using Ar. The
sputter was preformed at the same parameters for 4
minutes, resulting in a 400A film.
Both silicides require a two step RTP for formation
and parameters are as follows:
Metal Temp Time Temp Time
Cobalt 550 60 800 60
750/800/85
Titanium 650 60 0 60
The suicide samples were prepared in a very
similar manner. After scribe and clean, wafers were
implanted with 4El5 cm2 P-3l at 90 KeV. After a 20
minute anneal in N2 and 10 minutes in wet 02 at 1000
°C. The oxide cap was removed in buffered oxide etch.
The resulting sheet resistance was approximately 20
fl/sq with a junction depth of approximately 2.5iim.
Low temperature oxide was deposited via CVD at 400
°C in 80 sccm SiH4 for 53 minutes, resulting in a
thickness of approximately 4500A. TLM structures
were patterned using the GCA stepper. The LTO was
etched using an RIE of 40 sccm CHF3, 20 sccm SF6 at
270W in 270 mT for five minutes. A BOE dip followed
to remove remaining oxide at the edge of the wafer.
The nitrogen implant used the same parameters as
used for the polysilicon samples. After strip, clean and
anneal, the wafers were dipped in 50:1 H20: HF and
immediately sputtered with Ti. The deposition was
done at the same time as the polysilicon wafers.
Silicidation was preformed using the parameters of table
three above.
It was determined that aluminum contacts were
necessary for electrical test. Following an HF dip,
I .0~im Al was sputtered from an Al (2% Si) target at a
base pressure of 1 E-5 T, 1500 W, 5mT sputter pressure
with Ar for 20 minutes. After patterning, the aluminum
was etched in Al etch at 50 “C for 2 mill, 15 seconds.
IV. RESULTS
Measurements were obtained for CoSi2 and TiSi2
polycides and TiSi2 silicide. The data point marked
with an asterisk was processed as a base line prior to
other TiSi2 samples. There was no difference between
N2~ implanted samples and non implanted samples.
2 Polysilicon Polycide
Polycide Temp Ps Ps
TiSi2 650/750 43.0 23.7
TiSi2 650/800 43.0 22.8
TiSi2 650/850 43.1 26.8
TiSi2* 650/800 42.7 4.1
CoSi2 550/800 42.7 35.3
CoSi2 550/800 43.2 26.6
The only silicide studied was TiSi2. Significantly higher
resistances were found between N2~ implanted and non-
implanted in the higher temperature RTP2 sample. No
difference was seen at the 800 °C sample. The 750 °C
was not processed.
TABLE V
SILICIDE RESISTANCES AND REsISTIVITES















850 °C implanted R~ 395LT 22
2.90E-
Pc 02 flcm2
p~ is the sheet resistance, R~ is the contact resistance, LT
is the transfer length and Pc is the specific contact
resistivity. The contact spacing vs measured resistance
plot did not yield clear linear relationships, leading to
ambiguity in the reported results.
V. DIscUSSION
Silicidation did reduce the resistances of the silicon
and polysilicon, but did not produce expected results.
An optimal TiSi2 should have a sheet resistance of 1.2
fllsq and an optimal CoSi2 should have a sheet
resistance of 0.5 fl/sq. The
specific contact resistivity of TiSi2 should be on the





RAPID ThERMAL PROCPSSING PARAMETERS
RTP1 RTP2
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The TiSi2 polysilicon sample that was created
separately produced excellent results. Sheet resistance
was low, approximately 4 ≤2/sq. This initial sample was
prepared using the same steps as the others, indicating
the recipes and tool settings listed can produce a good
suicide.
To find the cause of the unexpectedly high
resistances, Rutherford Backscattering and X-Ray
diffraction analyses were preformed to study the
chemical composition. RBS spectrum shown in Fig. I
shows no interaction between Ti and Si and shows
formation of Ti02 at the surface. Nitrogen implantation
shows no difference in the RBS results. The XRD
results confirm these results as no silicide formation is
detected and Ti02 peak is observed (Fig .2). Oxide
formation is favored over suicide formation and may
have occurred at a few processing problems.
These problems arose at multiple stages in the
process. To begin, cobalt could not be sputtered. The
original sputter target was approximately 5mm thick.
The magnetron of the CVC 601 sputterer did not have
the strength to create a plasma. The target was thinned
to a 3mm thickness and plasma was still not created.
During a second thinning attempt, the target was
destroyed. The shavings from thinning were saved,
cleaned in acetone and used for evaporation.
During Titanium sputtering, much arcing occurred.
This may have resulted in a poor film.
Errors also occurred at rapid thermal processing.
During the titanium suicide formation, the N2 flow was
insufficient. Very little gas was flowing, so much
oxygen may have been present in the system. During
the cobalt silicide formation, the emissivity setting for
the tool could not be optimized leading to temperature
fluxuations and the possibility that the necessary
temperature was never reached.
Fig, I RBS spectra (observed and simulated) of
unimplanted and annealed sample of Ti on Si.
5,
U
Fig. 2 XRD pattern of implanted and annealed sample
of Ti on Si.
VI. CONCLUSIONS
Despite fabrication problems, a process has been
designed to produce suicides. Care must be taken to
avoid oxygen contamination. To produce better results,
cobalt should not be evaporated. Titanium should be
sputtered with a higher Ar pressure and use a lower base
pressure.
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Study ofNickel Suicide Processes for Advanced
CMOS Applications
Branislav Curanovid, Student Member, IEEE
Abstract—A study has been performed to determine
critical mechanisms involved in formation of nickel
suicides. The process parameters under investigation were
silicidation temperature, presilicide N5~ implant, and the
presence of a titanium capping layer. Contact sheet
resistance phosphorous-implanted silicon was measured
and determined to degrade with high silicidation
temperature. Titanium capping was found to improve
contact resistance and compensate for the effects of high
temperature treatment for polycides. The nitrogen
incorporation via implant shows a degradation in
resistivity for both silicides and polycides.
Index Terms—Ni silicidation, nitrogen implant, RTP
I. INTRODUCTION
S ILICIDES have been used for many years in themicroelectronic industry to circumvent the high
resistivity seen when contacting metal to poly gates and
source/drain regions of conventional MOSFET
structures. The suicide process involves incorporation of
metal into silicon being contacted to reduce the
resistivity of the contact. Different metals are chosen to
create suicides based on their properties such as
processing temperature, dry etch capabilities, wet etch
chemicals necessary, resistivity, dominant diffuser
species, etc.
The use of suicides on polysilicon gates (resulting in
“polycides”) and S/D contacts (self-aligned silicides —
“salicides”) has shown to be necessary in small (sub-
micrometer) devices that eventually become limited in
their performance by the resistance seen at the
source/drain and the delay seen at the gate. Other very
important potential uses of suicides have presented
themselves when considering dual-gate devices, when
contact between n+ and p+ polysilicon gates is
necessary. Suicides are essentially an enabling
technology in this case, as their use prevents the
formation of weak diodes between the NMOS and
This work is part of capstone design requirement for a B.S. degree
in Microelectronic Engineering at the Rochester Institute of
Technology (RIT), Rochester, NY. The results of the project were first
presented as part of the 21” Annual Microelectronic Engineering
Conference, May 2003 at RIT.
B. Curanovic is with the Microelectronic Engineering Department,
RIT, (e-mail Branisla~’.Curanovic(~iicec.org)
PMOS transistors. In general, today’s CMOS processes
have many uses for silicides, and are predicted by the
International Technology Roadmap for Semiconductors
(ITRS) [11 to be very important and relevant for several
years into the future.
The choice of metals for suicide formation is
becoming crucial, as certain metals have started to
approach physical limits associated with their properties.
There are three metals that are most frequently used in
modern suicide formation: titanium, cobalt, and nickel.
Titanium suicide (TiSi2) has been a long-time
dominant suicide technology, but has reached extinction
in modern deep sub-micrometer CMOS applications.
Although it offers low resistivity when properly formed,
TiSi2 exhibits several critical failures. One such failure
is the silicon-diffusion dominated formation of silicides
that can lead to problems of bridging. Secondly, TiSi2
exhibits a strong narrow-line effect due to incomplete
transition from a high-resistivity C49 phase to the low-
resistivity C50 phase. The narrow-line effect has
necessitated the elimination of TiSi2 from sub-O.25ftm
CMOS technology. Cobalt silicide (CoSi2) has replaced
TiSi2 as the pre-eminent contact technology in most
advanced CMOS applications. Cobalt suicide offers
many advantages over TiSi2, most importantly avoiding
narrow-line effects and bridging problems. However,
CoSi2 is also highly sensitive to ambient contamination
during silicidation, and exhibits a high consumption rate
of silicon.
To remedy deficiencies of CoSi2, nickel silicide
(NiSi) has emerged as a candidate for most advanced
silicide applications. Nickel silicide offers a lower
consumption rate of silicon, no narrow-line effects, and
generally low resistivity (often reported in —15-18
i.i≤2cm2 range) [2]. However, the detriments of NiSi
include high sensitivity to ambient contamination and
poor thermal stability [3]. These problems must be
investigated in order to advance the science
This study investigates the properties and mechanisms
of NiSi formation. Silicidation is performed on doped
crystalline silicon and doped polysilicon to simulate the
effects of silicidation on source/drain (S/D) and gate
CMOS regions, respectively. Suicide formed on
crystalline silicon is used to determine the specific
contact resistivity (Pc) using the transfer length method
(TLM). Polycide is formed on a blanket polysilicon
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film, and its sheet resistance is measured using 4-point
probe methods. Experiment parameters are a presilicide
N2+ implant (expected to improve suicide thermal
stability), anneal temperature (expected to affect
resistivity), and presence of a capping layer during









Atomic weight 58.6934 amu
Density of bulk solid 8.908 g cm~3
Melting point 1455°C
Boiling point 2913°C
Thermal conductivity @ 25 °C 91 W m~ K”
Electrical resistivity @ 25 °C 7 ~iD cm
Pauling electronegativity 1.88 Pauling units
B. Nickel Suicide (NiSi) Formation
Silicides in general are formed by placing metals
(such as tungsten, tantalum, titanium, cobalt, nickel) in
direct contact with silicon, followed by a high-
temperature heat treatment. Often performed as rapid
thermal processing (RTP), the heat treatment creates a
metal/semiconductor compound of varying physical
properties.
The properties of a silicide film are heavily dependent
on processing conditions. As such, there are several
important aspects to formation of nickel silic ides:
1) Temperature of Silicidation: Nickel monosilicide
(NiSi) has been identified [4j to form at temperatures as
low as —400 °C. This relatively low temperature of
formation is beneficial in decreasing the thermal budget
of a CMOS process. However, the distinction of nickel
suicide phase being formed is crucial — at approximately
750 °C and above, a higher-resistivity (-‘-50 jii2cm2)
nickel disilicide (NiSi2) phase forms. The precursor to
formation of NiSi2 is silicon agglomeration in the NiSi
film, occurring at temperatures of —-700 °C. Both silicon
agglomeration and formation of disilicide result in
increased resistivity and degraded device performance.
Because of this problem, thermal stability of nickel
monosilicide is regarded as a primary roadblock in
adaptation of NiSi to modern CMOS devices.
2) Surface and Ambient Contamination: Silicide
formation is slowed down or even blocked by any
silicon oxides (SiO2) located at the metal/silicon
interface. These interface oxides are often films native
to the substrate, or are formed by chemical means
(during cleans, for example). During silicidation, the
diffusing metal ions may penetrate the interfacial oxide
and begin silicide formation below the oxide layer.
However, presence of ambient contaminants (most
notably oxygen and steam) during silicidation
encourages growth of Si02 on top of the silicide,
eventually blocking the suicide process and leading to
formation of metal oxides, To combat this process,
capping layers such as titanium (Ti) or titanium nitride
(TiN) are employed. These capping layers are deposited
immediately following the metal used in silicidation (Ni)
and are removed following the silicide formation. The
cap acts to either react with oxygen in the ambient (as
Ti) or to passively block oxygen diffusion (as TiN).
Capping layers are commonly used in CoSi2 formation,
and do not greatly complicate processing.
3) Self-aligned Silicidation: As is the case with other
metals, nickel will only react with silicon, leaving
materials such as SiO2 or silicon nitride (Si3N4) intact.
This allows formation of nickel salicides — self-aligned
silicides, formed only in the regions where nickel and
silicon (single-crystal or polycrystalline) are in direct
contact. Nickel, along with any capping layers, can be
removed from regions where silicide is not formed (such
as transistor isolation) by an etch in H2S04:H2O2 1:2
mixture (also known as Piranha etch). The Piranha etch
does not remove any suicides formed, and properties of
the silicide remain unchanged.
C. Resistivity Measurements
The relative success of silicidation can be determined
by measuring the sheet resistance (R5) of polycided
gates and the specific contact resistivity of contact
regions. The measurements techniques used in this study
are the transfer length method (TLM) for contact
resistivity and four-point probe method for sheet
resistance.
FLI 11111 Lacingbe ~en pont~cts ~clj thro~.1gh p4).
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1) Transfer Length Method: Originally proposed by
Shockley [5), a TLM test structure (Fig. I) consists of
several contacts of unequal spacing.
By applying a voltage bias across the contact pads
and the resulting current, the total resistance is used to
determine contact resistance (Rc), as shown in Fig. 2:
93
Curanovi~, Branislav 21°’ Annual Microelectronic Engineering Conference, May 2003
Fig. 2. The TLM method of contact resistance extraction
Using the slope of the best-fit line [6] and the contact
pad dimensions, the contact specific sheet resistance ps
can be determined. The same plot can be used to
indirectly determine the specific contact resistivity, Pc,
by multiplying the contact area with contact resistance
Rc. The TLM method exhibits acceptable accuracy for
purposes of this study.
2) The Four-point Probe. Sheet resistance of shallow
diffused or metallized layers can be determined by four-
point probe measurements. A basic probe system is
shown in Fig. 3.
I
Fig. 3. A standard four-point probe setup.
The four closely-spaced probes act to inject a fixed
current between the two outer probes and measure the
resulting voltage between the two inner probes.
Automated resistivity mappers such as the one by
Creative Design Engineering (CDE) used in this study,
employ four-point probes to determine sheet resistance
of full-wafer samples.
III. EXPERIMENT
The experiment required parallel processing of
ciystalline (source/drain approximation) and polysilicon
(gate approximation) samples.
A. RTP System Calibration
Since rapid thermal processing is necessary for best
silicide formation, a short experiment was performed to
test the accuracy of the AG 410 RTP system being used.
The experiment used the established eutectic
temperature of aluminum (577 °C) [7] to test the system
temperature monitors. Aluminum (1% silicon) was
evaporated to a thickness of 4434 A onto a silicon
substrate using a shadow mask. The silicon wafer was
then cleaved into six pieces that were individually RTP
annealed in an N2 ambient at different temperatures.
To ensure that the theoretical eutectic temperature is
included in the experiment, the samples were processed
at 502 °C, 527 °C, 552 °C, 577 °C, 602 °C, and 627 °C
for 60 seconds. At lower temperatures, there is no
indication of eutectic transition. The first signs of
eutectic transition can be observed on the 577 °C sample
(see Fig. 4), with the transition becoming obvious at
higher temperatures. Thus, the system accuracy is
deemed adequate for the purposes of this study.
B. Ciystalline Silicon Silicidation
Experiment was performed on n-type (5-15 ≤2cm)
100mm diameter wafers of <100> crystal orientation.
Following an RCA clean, the wafers were blanket-
implanted with 4x 1 0~ cm2 phosphorous (P31) at 90
keV. This implant simulates the
source/drain NMOS implant for standard RIT Sub-1im
CMOS
Fig. 4. Eutectic transition of aluminum. As predicted by published values,
the first signs of eutectic transition can be observed on the sample that saw a
577°C treatment. The observations also confirm that the incorporation of 1%
Silicon does not significantly shift the eutectic temperature
process. The implant is followed by a thermal furnace
anneal at 1000 °C for 20 minutes in N2 and 10 minutes
in steam ambient. The oxide grown is removed by a
BCE etch.
A low-temperature oxide (LTO) is deposited by Low
Pressure Chemical Vapour Deposition (LPCVD) in
order to form TLM structures. Following the deposition,
LTO was densified with a furnace anneal (30-minute N2
soak at 900 °C) to better approximate thermal oxide
properties. Following the densification, the LTO was
found to have an average thickness of 4443.2 A with
close to 16% thickness deviation across the wafer.
First-level lithography was performed on a g-line
stepper to define etch holes for TLM structure openings.
The LTO etch was performed using a plasma etch
(SF6ICHF3 mixture). To ensure complete oxide removal
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dry etch was followed by a 45-second BOB etch. One
half (flat-side) of each wafer is then covered by
photoresist (approximately I ~im thick) using broadband
lithography and development. The resist serves to
protect one half of the wafer from the upcoming
nitrogen implant, essentially creating the first lot split
(implant vs. no implant). The nitrogen (N2’) implant
dose was 6x10’4 cm’2, performed at 15 keV after Lee et.
al [8]. The resist was stripped and the wafers annealed at
950 °C for 60 seconds.
Prior to silicide metal deposition, wafers had an
additional oxide etch (30 seconds in 50:1 deionized
H20:HF, dried in N2) performed to remove any native
oxides that may block silicidation. Nickel was sputtered
in an argon ambient to a resulting thickness of
approximately 400 A (wafers BXC3871#1 and
BXC3871#3). As part of the second lot split (wafers
BXC3871#4 and BXC3871#5), an identical nickel
deposition was followed by a titanium layer deposition
(--‘500 A thick) without breaking vacuum. Note that
wafer BXC3871#4 was slightly out of specification and
too large in diameter for the sputterer holders. The wafer
broke while being removed from the sputterer, and
could not be tested. Silicidation was possible, but any
further processing could not be performed,
The silicidation was performed for 60 seconds in N2
ambient at different RTP temperatures (third and final
lot split). Wafers BXC3871#3 and BXC3871#4 were
treated at 600 °C, while wafers BXC3871#1 and
BXC3871#5 saw 750 °C. All wafers were individually
placed in a Piranha etch (H2S04:H202 1:2 @ “-80 °C)
for approximately 2 minutes to remove any unreacted
nickel and/or titanium.
To create good contacts to the nickel silicide layers,
aluminum (1% silicon) was sputter deposited on all
wafers (except BXC3871#4) to an approximate
thickness of I ~m. The aluminum was patterned using g
line lithography and Jay Cabacungan’s image reversal
process. The aluminum contacts were etched for 2
minutes in wet aluminum etchant. At this point, all
samples were ready for testing.
C. Polysilicon Silicidation
Experiment was performed on n-type (5-15 f2cm)
100mm diameter wafers of <100> crystal orientation.
Following an RCA clean, a dry oxide growth (487.6 A
average thickness) was performed. Polysilicon was
deposited by LPCVD to an average thickness of 3409 A.
In order to fully simulate the gate structure of RIT’s
Sub-inn CMOS, the polysilicon was doped with a spin-
on phosphorus source, pre-baked at 200 °C for 15
minutes and dopant was driven-in over 15 minutes at
1000 °C in N2 ambient. Following the drive-in, the
remaining spin-on glass was etched in BOE for 4
minutes. The flat-side half of each wafer was covered by




Capping layer Temperature N2 implant PC [≤lcm2]
[°CJ
Titanium 600 yes nla
Titanium 600 no n/a
Titanium 750 yes 5.Ixl0~
Titanium 750 no 2,lxl0’~
none 600 yes 9,5xl0~
none 600 no 55xlO”~
none 750 yes l.2>i0’~
none 750 no l.lxl0’3
implant (6xl&4 em’2 @ 15 keV). Following the implant,
resist was stripped, and wafers annealed (950 °C for 60
seconds in N2). The wafers were etched in 50:1
deionized H20:HF in order to remove any native or
chemical oxides. Nickel was sputtered in Ar to a
thickness of approximately 400 A (wafers BXC3871#6
and BXC3871#7). In the second polysilicon lot split
(wafers BXC3871#8 and BXC3871#9), the nickel
deposition was followed by a titanium layer deposition
(-“500 A thick) without breaking vacuum.
Similar to the crystalline Si part of the experiment, the
lot was split once again to create silicide over 60
seconds in N2 ambient at 600 °C (wafers BXC3871#6
and BXC3871#8) or 750 °C (wafers BXC3871#7 and
BXC3871#9). Note that wafer BXC3871#6 was actually
processed in two 30-second intervals due to accidental
use of an old RTP system recipe. Following a 2-minute
Piranha etch (at --‘80 °C) of unreacted metals, the wafers
were ready for testing.
IV. RESULTS AND DISCUSSION
A. Crystalline Silicon Suicides
Using the previously outlined TLM approach, specific
contact resistivity is determined for each sample. Results
are summarized in Table II. Standard PIT Sub-urn
process specific contact resistivity is in the 2xlO’6 12cm2
range. As such, the silicidation actually increased
contact resistivity in all cases. The analysis of results has
several aspects:
1) Effect of Titanium Capping: A clear trend shows
that the use of titanium capping layers improves specific
contact resistivity. Unfortunately, not all data could be
collected due to broken wafer BXC3871#4. However,
the measurements that could be made clearly indicate an
order-of-magnitude improvement in specific contact
resistivity when using the titanium capping layer. This
result was expected, as research has shown [9] that
capping layers in general have a beneficial impact on
silicide formation.
2) Effect of RTP Temperature: As discussed earlier,
high silicidation temperature (750 °C) is expected to
have a detrimental effect on contact resistivity. Table H
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shows that for comparable cases (wafers with no
capping layers), the higher temperature anneal shows a
clear increase in Pc~
3) Effect ofN2~ Implant: The nitrogen implant has an
effect opposite that observed in literature for nickel [8]
and other silicides [10], [11]. The resistivity degradation
in nitrogen-implanted regions is most likely due to an
incomplete anneal of crystalline damage caused by N2~
ions. The nitrogen introduced was expected to improve
thermal stability by reducing interfacial energies at the
Si/Ni interface. However, any high-dose implant, if not
properly annealed, has the potential of creating more
surface energy states, along with increased surface
roughness. Although the anneal conditions were
identical to that suggested by literature, further
annealing may have been necessary to gain any
advantage from the nitrogen implant.
A sample from wafer BXC3871#5 was analyzed
using a Scanning Electron Microscope (SEM) and the
integrated Energy Dispersive X-Ray Spectroscopy
(EDX) system. The analysis was performed on a cross-
section of the silicide film (Fig. 5). The EDX analysis of
the cross-section sample shows clear incorporation of
ambient oxygen into the suicide film (Fig. 6).
Additionally, the strength of the silicon peak suggests
that nickel disilicide (NiSi2) has also been formed.
Since BXC3871#5 was processed at 750 °C, the
formation of disilicide is expected. The combined
effects of oxygen incorporation (likely leading to
formation of nickel oxides) and NiSi2 formation result
in high specific resistivity.
Additional analysis was performed on the “isolation”
region of the TLM structure. The Si02 regions are not
expected to form silicides. However, applying a bias
across isolation regions resulted in a small but
observable current.
Fig. 6. Cross-sectional EDX analysis of nickel silicide region of
sample obtained from wafer BXC3871#5.
The thin conducting layer was theorized to be nickel
and/or titanium that did not react with Si02, but was not
completely removed by the Piranha etch. The sample
was thus also analyzed using SEM/EDX techniques
(Figures 7 and 8) to investigate the conducting film in
isolation regions. EDX analysis clearly shows that, in
addition to strong silicon and oxygen signals, nickel is
present. Similar top-down EDX analysis performed on
the bare nickel silicide area (not shown) showed a faint
titanium signal, indicating that some of the capping layer
remained after the Piranha etch. The presence of nickel
explains conductivity of the isolation region and along
with the Ti signal indicates that a longer and/or higher-
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S Fig. 5. Cross-sectional SEM image of TLM structure analyzed
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performed on exposed nickel suicide in the middle..
Fig. 7. Top-down SEM view of structure analyzed (wafer
BXC3871#5). The five distinct regions are, left to right: aluminum
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V. CONCLUSION
B. Polysilicon Silicides
The sheet resistance of polycide wafers was measured
on a CDE ResMap tool, and results are presented in
Table III. Standard RIT Sub-i.tm CMOS gate R5 values
are in the -~3O-4O ≤2Isq. range. As can be seen from
results obtained, the formation of nickel suicide results
in a large improvement in poly sheet resistance. Once
again, there are trends that should be noted:
1) Effect of Titanium Capping: Unlike the case with
crystalline silicon, Ti capping does not appear to have a
significant effect on suicide performance. A surprising
result, this phenomenon should be investigated further to
ensure that titanium capping indeed has no effect on
polycide formation.
2) Effect ofRTP Temperature: Consistent with earlier
observations, although not as obvious, a comparison of
appropriate samples shows that higher silicidation
temperatures generally result in higher sheet resistance.
The agglomeration of silicon and formation of NiSi2
appears to affect polycides as well as suicides based on
single-crystal silicon.
3) Effect of N2~ Implant: As observed earlier, the
nitrogen implant has a generally detrimental effect on
suicide performance. Once again, the high level of
implant damage likely led to a poor silicide film. An
improved N2~ implant anneal may result in improved
thermal stability of the suicides.
TABLE Ill
POLYSIIJcON (GATV) SHEET RESISTANCE
RTP
Capping layer Temperature N2* implant Rs [fl/sq.]
[‘C]
Titanium 600 yes 4.9
Titanium 600 no 4.3
Titanium 750 yes 5.0
Titanium 750 no 4.1
none 600 yes 3.0
none 600 no 3.0
none 750 yes 6.5
none 750 no 6.2
This study identified critical mechanisms involved in
formation of nickel suicide. Thermal instability of nickel
monosilicide and its transition to nickel disilicide was
demonstrated. EDX analysis of TLM structures and
surrounding films has further confirmed formation of
NiSi2 and the susceptibility of nickel silicide processes
to ambient contamination. Titanium capping has shown
to be either an improvement (in case of crystalline Si
suicide formation) or have no effect (in case of polycide
formation). Finally, the N2~ implant had a detrimental
impact, attributed to a high level of crystal lattice
damage that was not fully annealed. Future work should
include a detailed study of the nitrogen implant,
improved annealing ambient conditions, and a study of
high-temperature Piranha etching.
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Development of a Polycrystalline Si1.~Ge~ Gate
Material by LPCVD/PVD
Michael C. Mattioli, Student Member, IEEE
Abstract— Polycrystalline Si1.5Ge1 (poly Si-Ge) was
explored as a process compatible alternative gate material
for PMOS transistors at IUT. This material has been
previously shown to exhibit several favorable
characteristics when used as a gate material for PMOS
transistors. Benefits include the ability to engineer the
workfunction, improved dopant activation for reduced gate
depletion effects, and reduced boron encroachment.
A process by which poly Si-Ge could be integrated as a
gate material into the RIT submicron CMOS process was
developed by alternating polycrystalline silicon deposition
by LPCVD and the application of germanium by PVD.
The effects on physical composition of the gate stack and
an attempt to understand germanium diffusion through
polysilicon was also explored.
Index Terms—Poly Si-Ge, germanium, diffusion, gate
depletion, boron
I. INTRODUCTION
W ITH the ever decreasing geometries of today’smodem CMOS devices it has b come necessary
to engineer the gate electrode characteristics to ensure
reliable and desirable transistor electrical performance.
It is desirable for a CMOS process to have threshold
voltages (VT) that are equivalent in magnitude for both
NMOS and PMOS transistors. This is known as a
balanced VT design and simplifies inverter operation,
the basic building block of digital logic. The use of dual
gate polysilicon CMOS processes has allowed for better
metal-semiconductor workfunction (Dm5) matching for
the respective NMOS and PMOS transistor VT [1]. By
doping NMOS gates as n+ and PMOS gates as p+
balanced threshold voltages can be achieved. The
incorporation of p+ doped polysilicon for PMOS
transistors also results in a reduced need to perform p
type dopant threshold adjust implants, reducing process
complexity. The use of a p+ poiy gate in PMOS
technology enables operation as a surface channel
transistor as opposed to buried channel operation
allowing for improved performance as the gate can
Manuscript received May 20, 2003. M. C. Mattioli is with
Rochester Institute of Technology, Rochester, NY 14623 USA phone:
585-414.8398; e-mail: mcm5276@ rit.edu.
retain more control over the channel region [2].
Introduction of dual gate technology does increase the
process complexity of CMOS by requiring separate
doping of the gates, usually accomplished by masking of
either NMOS or PMOS using a lithography process,
which in turn introduces an additional mask level. As
RIT’s Semiconductor & Microsystems Fabrication Lab
(SMFL) continues to scale devices into the submicron
regime it is desired to eventually move to a dual gate
process. To this end poly Si-Ge is investigated as a
material that could be used in a future BiT dual gate
process. Poly Si-Ge has been shown to be easily formed
in a LPCVD reaction by mixing SiH4 and GeH4 gases
[3]. Since GeH4 gas is not available in RIT’s SMFL
facility and alternative approach of producing the film
by germanium PVD is explored.
II. BACKGROUND
MOSFET gate electrodes have been traditionally
composed of highly doped polycrystalline silicon [4].
Polycrystalline silicon gates have the advantage of being
compatible with existing process steps, the ability to be
easily doped, and provide a good interface with silicon
dioxide, the dominant MOS dielectric material. Poly Si-
Ge material has been shown to share many of these
properties [5]. At the sub 250nm node there could be
benefits to moving from a polysilicon based dual gate
process to one using poly Si-Ge. These benefits include
improved resistance to gate depletion effects, reduction
of boron penetration of the gate oxide, as well as
offering some degree of work function engineering and
remaining fairly process compatible.
A. Gate Depletion Effects
As effective gate lengths shrink to dimensions where
short channel effects (SCE) begin to become significant
doping in the channel regions must be increased in order
to counteract these effects [6]. SCE can lower the
effective VT of the transistor, known as VT roll-off~
leading to higher off-state leakage (lofF). For a PMOS
device this could be offset by decreasing the doping of
the gate in order to increase the magnitude of the VT.
Decreasing the gate doping level has subsequent effect
of reducing the amount of dopant available for
activation within the gate. If an insufficient level of
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dopant becomes active in the gate then the formation of
a strong inversion region in the channel can act to
deplete carriers from the gate-insulator interface. This
depletion acts to increase the inversion capacitance.
This increase results in a reduced level of control over
the channel by the gate electrode and effective drive
current is reduced. This is known as the gate depletion
effect (GDE). Poly Si-Ge has been empirically shown
to have a higher level of dopant activation for p-type
dopants, such as boron, due to increased grain size and a
lower number of trapping states which allows for a
lower potential barrier for carriers within the gate [7).
B. Boron Penetration
In order to reduce possible gate depletion effects it is
necessary to increase gate doping with each subsequent
generation of CMOS. Boron is the dominant p-type
dopant species and has the tendency to diffuse quickly
through polysilicon as well as easily through thin oxides
such as the underlying gate oxide, This diffusion can
lead to reliability and performance degradation as
trapped boron in the oxide causes defect sites, leading to
accelerated dielectric failure. The additional boron in
the channel region leads to VT variations along the
channel length. These variations in VT result in
undesirable shifts in drive current and transconductance,
thus reducing overall transistor performance [8]. P+
polysilicon also has a limit to the practical level of
boron activation. Poly Si-Ge has a higher boron
activation rate allowing for reduced gate doping levels
which will result in reduced boron penetration.
C. Work Function Engineering
Silicon and germanium exhibit similar electron
affinity values, 4.05eV vs. 4.00eV respectively. There
exists however a significant bandgap difference between
the two materials, 1.12eV vs. 0.66eV at room
temperature. A fractional solution of these two elements
as investigated in this paper will result in a bandgap that
lies between these two values [9]. Several models have
been put forth on the exact representation of this
bandgap but it can be safely assumed that the bandgap
of poly Si-Ge is greater than pure germanium and less
than pure silicon. The result of this delta is the ability to
change the overall effective bandgap of the gate material
by altering the fractional amount of germanium [10].
Thereby the work function becomes a function of
germanium concentration. The work function (~Ms) of
a material is defined as the distance from the vacuum
energy level to the Fermi level [11]. As seen in fig. I
due to the similarity in electron affinity the DMS for a n
type gate will shift very little by the substitution of poly
Si-Ge. However the Fermi level of a degenerately
doped p-type poly Si-Ge gate will lie within the
forbidden region of polysilicon allowing it to be a mid-
gap gate material for PMOS.
Fig. I. Work function differences between Si, Ge, and Si-Ge. The
material retains a similar electron affinity to polysilicon while shifting
the valence band resulting in a shift in 0~MS for p-type gates.
D. Process Co~npatibi1ity
The successful inclusion of any material into the
relatively complicated process of an integrated circuit
manufacturing environment lies in its ability to remain
compatible with existing process steps. Poly Si-Ge in
this regard retains many of the qualities of polysilicon.
There are some important differences however that
should be considered from a process engineering
perspective. The effective RIE etch rate of poiy Si-Ge
has been shown to be faster than that of polysilicon
using the same etch chemistry and is a function of
germanium concentration [12]. Care must be taken
during wet clean operations as oxidizing agents such as
peroxides are reactive with poly Si-Ge and result in its
removal. Therefore a standard RCA clean operation can
not be performed on a wafer with exposed poiy Si-Ge.
The effective melting temperature of poly Si-Ge is also
reduced compared to that of polysilicon [131. Due to the
increased dopant activation rates this is likely not a
significant issues as the thermal budget can be reduced
accordingly and still result in increased activation levels.
III. EXPERIMENT
A. Process Overview
In order to fulfill this experiment several (100) n-type
device grade wafers were obtained along with several
dummy wafers of various doping types and
concentrations. In an effort to prepare the device wafers
for eventual use as C-V test vehicles a backside doping
of P3~ was performed to facilitate a better ohmic contact
to the backside. To this end a l0OO~& screen oxide was
grown in Dry 02 at 1 000C. A software package was
used to identi1~’ and simulate an appropriate ion
implantation acceleration voltage, determined to be
lOOkeV with a targeted dose of I x i&~ cm’2. After
implantation the wafers were annealed for 15 minutes in
N2. A subsequent 2 minute dip in HF served to remove
the screening oxide. A standard RCA clean was used to
prepare the device wafers surface for thin gate oxide
growth. Immediately after completion of the RCA clean
process the device wafers were inserted into a Bruce
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1 OOA. The actual oxide thickness as measured by an
automated ellipsometer was 1 30A.
Polysilicon was deposited on both device and dummy
wafers in an LPCVD system with a targeted thickness of
1500A. This was followed by a layer of germanium
intended to be 131 6A deposited by PVD. Finally wafers
were inserted into the LPCVD system again for an
additional deposition of polysilicon in an attempt to
bring the total stack height to 6000K Using the
respective atomic volumes of silicon and germanium
this was calculated to result in a film composition of
Si0 8Ge02, shown to be an optimal fractional solution
[14]. Due to an anomaly on the tool during the second
polysilicon deposition was only measured 1470A rather
than the desired 31 OOA. A portion of the wafers with
the full stack of polysilicon-germanium-polysilicon was
then annealed at 900C in a N2 ambient to promote
diffusion of the Germanium into the polysilicon.
B. Germanium Deposition Detail
Experience in RIT’s SMFL facility was fairly limited
in regards to germanium sputtering [15]. As little data
existed on expected deposition rates it was desired to
determine this parameter for future use in the facility.
Previous experience with germanium targets had shown
them to be fragile at DC power of greater than 75W.
Therefore initial sputter depositions were attempted at
15 and 50 watts of DC power. It was decided that the
rate at 15W was lower than desired for the eventual
thickness of the film that needed to be put down on the
wafers. At a pressure of 5,3mTorr and SOW of power a
deposition rate of approximately 4OAImin was achieved.
This rate was found by measuring the step height profile
of 15 minutes of deposited germanium. The step was
defined by a stripe of resist coated onto a dummy wafer
and hard baked at l2OC. An acetone lift off process
allowed for superior edge definition compared to earlier
attempts at step height measurements using Teflon tape.
The original germanium target on hand for this
experiment was destroyed after the application of
1000W of DC power in an event outside the scope of
this paper. A replacement target was sourced and
acquired for the completion of this project.
IV. RESULTS
Two method of analysis were attempted in order to
determine the success of forming poly Si-Ge. This
included Auger surface analysis and XRD. Time did not
permit the inclusion of a more detailed RBS/SIMS
compositional analysis of the film stack. Pre and post-
anneal wafers were submitted for Auger on the toolset
present at RIT. A pre-anneal wafer was examined and
compared to a standard polysilicon wafer by XRD in
RIT’s Advanced Materials Laboratory. The Auger
spectra can be found in fig. 2 & 3.
Fig. 3. Post-Anneal surface Auger results. Germanium remains
present at surface, increase in oxygen signal could suggest oxidation
of poiy Si-Ge in spite of N2 ambient.
The XRD phase scan for a pre-anneal sample showed a
single intensity peak at approximately 70 degrees which
corres,ponds to a (004) orientation. A similar scan on a
4200A showed no intensity peaks through a range of
angles varying from 20 to 160 degrees.
V. DISCUSSION
Alternating layers of polysilicon and germanium were
deposited by a combination of LPCVD and PVD.
Although limited results are available there is indication
that the germanium was able to diffuse through the
polysilicon film as its presence was detected by surface
auger analysis. Small amounts of oxygen and carbon
ALU
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Fig. 2. Pre-Anneal surface Auger results. Appearance of germanium
signal shows some fraction of germanium was able to diffuse from
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were also detected and most likely represent
contamination of the surface by organics and a native
oxide film. XRD scans obtained at RIT do not appear to
be able to resolve the thickness of films used in this
study. The scan for polysilicon showed none of the
characteristic peaks expected for this film but rather
showed it to be a completely amorphous film. There
was a clear peak present on the poly Si-Ge sample
which corresponds to the (004) orientation. Previous
work on these materials have shown that the orientation
of polycrystalline Si-Ge when deposited solely by
LPCVD is highly temperature dependent [16]. SaIm
showed that at temperatures approaching those used in
the JUT SMFL LPCVD the (004) orientation dominates
the XRD scan results. This gives some credence to the
claim that poly Si-Ge was formed during this
experiment. Additional analysis by SIMS and/or RBS
will be required to show the exact positional
concentrations of silicon and germanium within the gate
stack.
Future work besides the additional material analysis
outlined above includes completion of the device wafers
by boron implantation, boron activation, and lithography
to form capacitor structures. C-V testing of these
devices could then be used to show shifts in flatband
voltage and inversion capacitance which could give
some gauge as to shifts in work function and gate
depletion due to use of poiy Si-Ge respectively. SIMS
analysis of the film would allow for a measure of boron
penetration through the film and into the gate oxide.
Eventually a feasibility study could be performed by
attempting to integrate this poly Si-Ge film into one of
RIT’s submicron CMOS processes.
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Simulation and Modeling of a Vertical
PMOS Transistor
Mufadal Ayubali
Abstract— Conventional planar CMOS scaling is able
to achieve the traditional 17% performance gain for
generation to generation. Planar CMOS scaling will soon
encounter a “red-zone” at 65nm node or lower as we
proceed towards the road map. As a result, the industry is
likely to adopt a non-planar, fully depleted structure of
various geometries including finFET, double-gate planar
MOSFETs and vertical MOSFETs that are being
investigated. This study focuses on Silvaco simulation and
modeling of vertical P-type MOSFETs. The goal of this
project was to determine whether Silvaco adequately,
models degenerate doping levels (e.g. delta doped region) to
minimize the antipunch through effect in short channeling.
Preliminary results show that the mesh sizing in the
localized highly doped regions is critical for successful
simulation. Specifically it is important to generate a
localized mesh of approximately 10 points per Debye
length. Results indicate the Silvaco software in not able
incorporate exact modeling for delta-doped region.
Index Terms—Device Modeling, Vertical MOSFETs
1. INTRODUCTION
‘I’HE objective of the project was to design and model
the vertical MOS transistor. The project was involved in
simulation and modeling of vertical MOSFET (V-MOS)
transistor for investigating the device structure and its
properties. These are new type of devices that show
better overall performance gain when scaling is done
bellow 65nm nodes. It also offers lower cost and ease of
fabrication by elimination of several masking steps from
the fabrication standpoint. The layers of the device
structure in Athena model were stacked on the silicon
substrate using regular deposition instead of layer grown
using molecular beam epitaxy. The temperature for such
epitaxial layer was not accounted for diffusion in the
Athena model.
The project was not successful for complete modeling of
device as initially planned as we encountered difficulties
with the Silvaco when modeling the delta-doped region.
Manuscript received May 23, 2003.
Without the incorporation of delta doping, we
experienced large leakage due to punch through that
caused failure in measuring important device properties
such as threshold, substhreshold swing, Drain Induced
Barrier Lowering DIBL. One of the challenges that are
expected is how accurate the theoretical model will
present the real model and if that model will be able to
manufacture in current state of the art facilities.
II. THEORY
The device structure for the VMOS is shown in
Figure 1. The structure was assumed ideal for the
simulation purposes. This is the Athena model did not
assume the growth of the layer from epithaxial growth;
instead the layers were stacked directly on the silicon
substrate followed by dry etching. The channel length
was set to be 65 nm, lightly doped N-type (phosphorous)
at 1015 cm3. The source and drain were set to 1020 cm3’
with the extension at I 0’~ cm3. The delta-doped regions
were set to 1020 cm3 with 3nm thickness. The gate
material used was Aluminum with oxide of 3 nm. The
device structure is shown in Fig. 1.
Fig. I. Schematic representation of VMOS Device
Structure
Simulation will reveal if the Silvaco software gis
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Tabakman and Rommel [6j reported complementary
work for a vertical N-MOS transistor. After the
individual devices (Vertical N and P MOS) will yield
promising device performance, the work will be
extended to vertical CMOS.
II. EXPERIMENTAL
Initially, the model for Athena could not make the
device structure. The Athena model for the vertical
NMOS prepared by Tabakman and Ronimel was used.
We chose three device properties for simulation to
characterize the doping concentration in the channel and
the source and drain. These properties were threshold,
DIBL, and the family curves I-V curves for subthreshold
slope and subthreshold swing measurements.
Simulations were done using different device width
varying from 200 nm to 45 nm width. The channel
length was set constant to 65 nm. The target was to find
the doping concentration in the channel to obtain a
threshold as low as —0.5 V. The other two parameters,
DIBL and family curves were calculated with different
doping at the channel doping and corresponding width
of the device structure (pillar).
III. ANALYSIS
Result from the simulations indicate that the Silvaco was
not able to model delta doped region accurately. In
varying the channel doping from i0~ cm3 to SxlO’7 cm3,
we observe very minimal changes in threshold voltage
for devices with the delta doping in the device structure.
The threshold for these device structures was as high as
—2 V and would increase even higher close to —3 V
when meshes were shrinked to the smallest sizes of 3
A. This infers that the Silvaco is not modeling the delta-
doped region. There could be a possibility that the
Silvaco tool is not considering the delta doped region as
a tunneling barrier but instead a part of the channel
region that is highly doped; therefore larger threshold
accounts for inverting highly doped region.
The comparison for threshold voltages extracted from
the simulation for device structure with and without
delta doping regions is shown below.
Fig. 2 Simulated I~s-Vos characteristics for a









Fig.3. Simulated IDS~VGS characteristics for a
P-VMOS device without ö -doped regions.
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Devedit tool, which allows localizing meshes that
Athena does not allow.
IV. CONCLUSIONS
Fig. 4. Mesh distribution for a P-VMOS device. Note
an increase in the node density at the &doping regions.
The definition of nodes was very critical in modeling
the device particularly the delta-doped region. The mesh
distribution was densely concentrated at the channel
region and delta-doped region where the device
characteristics such as threshold were modeled. The rest
of the device structure near the gate, and isolation oxide
had minimal distribution of mesh since theses were the
areas in the device structure where no device properties
were calculated. The diagram below shows how the
mesh distributions were distributed.
Comparison for devices with and without delta
doping, at different channel doping and width of device
indicate huge difference in device properties such as
threshold, DIBL.
The lack of modulation in drain current with respect
to gate bias suggests (i) high leakage due to punch
through (ii) improper definition of mesh conditions, Due
to the fact that a similar designed model by K.Tabakman
show successful simulation for vertical NMOS. We
theorize that meshing distribution needs to be
redesigned in this study.
Specifically the mesh should be set to 1/10 of the
Debye length of the delta doping; we may accurately
model the delta doping and the rest of the devices. With
the doping concentration of channel and delta doped
region, The Debye length for channel and delta doped
region is 750A° and 3A°. The smallest mesh in our
simulation in Silvaco was 5A° that was successful in
Athena and Atlas tool. Beyond that, the tool did not
support smaller meshes because Silvaco tool have
definite amount of nodes it can allow (—3000 nodes) in
each Athena model. This necessitates to carefully
understand the manual and look for other option Silvaco
offers that can model the delta-doped regions. One of
the possible options is to look at the Quantum
Mechanics option in Silvaco tool, which may able to
realize the delta-doped region as a tunnel barrier instead
of a highly doped channel region. This may remove the
constraints for smaller meshes. The other is to use the
Preliminary simulation indicate the delta-doped
region were not successfully modeled the by Silvaco.
There is a need to look other options Silvaco can offer
to model the delta-doped regions, that are very
important for the device to perform successfully.
Without the delta-doping region, the complete modeling
of the device may not be possible due to large leakage
induced by punch through. These leakages is high
enough for the device not to function normally.
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Abstract—GMR Spin-Valve test structures have been
fabricated in collaboration with Veeco/CVC. Various
multi-layer spin-valve structures such as synthetic metal
spin-valve, bottom nano oxide layer (BNOL) spin-valve,
top nano oxide layer (TNOL) spin-value and surfactant
spin-value structures were deposited utilizing Veeco’s UHV
Nexus PVD-10 Target Planetary system. The test
structures were designed by using Mentor Graphics CAD
tool. Photo masks were fabricated by using Perkin Elmer
MEBES III electron beam writer. A photolithographic
process consisting of etch and lift-off steps has been
developed to define the dimensions of the spin valve test
structure. The electrical and magnetic properties of sheet
film stacks and patterned devices were tested and
compared
Index Terms— GMR, Spin-valves
I. INTRODUCTION
THE confluence of the semiconductor industry andthe magnetic recording industry has recently been
trigged by applying the Giant Magnetoresistive
(GMR) stack into semiconductor for the application of
spintronic device. The GMR multilayer has been widely
used in the magnetic recording industry for the read
head sensor. GMR sensors are the stacks of magnetic
and non-magnetic thin film multilayer with a total
thickness of approximately less than 50nm. The change
in the total resistivity of the stack in the presence of
magnetic field is called GMR effect. The main
parameter is used to quantif~’ GMR spin-valve is the MR
ratio. A higher sensitivity of the GMR can be obtained
from a higher MR ratio when the GMR is under an
external field.
As the areal storage densities of hard disk drives
increased dramatically to full fill the requirement of data
storage, the dimensions of the hard disk, track width, bit
size and various components associated with the
medium have been scaled down as well as new
Manuscript received May 21, 2003.
technologies have been inserted. For example, inductive
heads have been replaced by heads based on the
anisotropic magnetoresistive (AMR) effect as well as
most recently GMR based heads are replacing MR
based read heads used to read bit of information from
the medium. GMR based head are capable of sensing
very smaller fields come off the medium, which allows
the track width to be reduced and eventually result in
higher areal storage density.
In 1990’s, researchers of IBM introduced a new
technology so called “Spin Valve Magnetoresistive”
sensors to use in the hard disk and tape drives to read
magnetically written signal from the medium very
efficiently. The term “magnetorestance” was defined by
large change in electrical resistivity of thin film multi-
layer stack, composed of magnetic (ferromagnetic) and
non-magnetic (conductive) layers due to an applied
external field and it an appreciable change in resistivity.
Magnetoresistance effect was first identified in
molecular beam epitaxy (MBE) grown Fe/Cr/Fe multi-
layer by Binasch et al. in 1988, but the Giant
Magnetoresistance effect was first reported by Baibich
in Fe/Cr/Fe sandwich structure grown by MBE.
However, the GMR effect was made possible for device
applications by Perkin, when it was illustrated that
higher GMR effects can be obtained from sputtered
multi-layers. Currently, majority of the research is
devoted to develop muti-layer structure to yield higher
GMR effect via sputtering.
A typical GMR structure consists of an anti-
ferromagnetic! ferromagnetic (Pinned-layer)/non
magnetic (Spacer- layer)/ferromagnetic (Free-layer)
layer structure. The purpose of anti-ferromagnetic is to
pin the magnetization of the ferromagnetic layer in one
orientation regardless of any external field. The
interaction between these two layers is named “exchange
bias”. The thickness of the non-magnetic layer needs to
be controlled in certain range to obtain an interlayer
exchange-coupling field between adjacent ferromagnetic
layers. Both of these exchange bias field and coupling
field will affect the performances of a GMR sensor
I. THEORY
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Two out of three fundamental properties of electrons
have been utilized to operate most of the electronic
component. However, in addition to charge and mass,
electrons have a third property called spin, which has
been overlooked in past decades. The electron spin is
identified with two energy states according to “Pauli
exclusion principle”, so called spin up and spin down.
Each electron that spin on it’s axis generates a magnetic
moment. The magnetic moment has another source from
the orbital motion of the electron around the nuclei. In
few materials such as iron, cobalt and nickel, the
majority of magnetic moment is aligned in one direction
making the material magnetic. Therefore, when an
external field is applied, the net magnetic moment of a
particular material would align with the external field.
The GMR effect happens when the spin dependent
scattering between the condition electrons and the
magnetic materials results in the resistivity change under
an external magnetic field.
free layer or pinned layer. It results in a short mean free
path of the spin down conduction electrons. In other
words, the parallel state of both pinned and free layers
will result in a lower resistances state. On the other, a
higher resistance state will present when the pinned
layer and the free layer are anti-parallel to each other
due to the spin up and spin down conduction electrons
are scattered.
Three main responses are characterized while
optimizing spin-valve multi-layered structures.
I) MR Ratio (DR/R)
2) Pinning field (Hex)
3) Interlayer Coupling (Hint)
MR Ratio is one of the important response that is
characterized and it’s defined by,
MR%=R~
RAP and R~ stands for resistance in anti-parallel
orientation and parallel orientation respectively. The
goal is to obtain a higher MR ratio to obtain a higher
sensitive device. The pinning field is defined as the field
between the anti-ferromagnetic and ferromagnetic layer.
The goal is to obtain a higher pinning field, so the
pinned layer is fixed by AFM layer. Finally, the
interlayer-coupling field is the field between two
ferromagnetic layers via spacer layer and can be
optimized by controlling the spacer thickness.
II. FABRICATION
Fig, 1. Basic Spin-valve structure
Generic GMR spin-valve (SV) structure is shown in
figurel consists of the four most important layers such
as anti-ferromagnetic layer, pinned layer, spacer layer
and free layer. This structure is known as bottom spin
valve since the anti-ferromagnetic layer (AFM) is on the
bottom of the stack. The magnetic orientation of the pin
layer is pinned in one direction by adjacent AFM layer,
known as exchange bias coupling, discovered by W.H.
Meikeljohn and C.P. Bean in 1956 on CoO-Co
multilayer structure. Spacer layer is a highly conductive
layer used to separate both ferromagnetic layers; the
thickness of this layer ought to be less than the mean
free path of conduction electrons in order to mediate
electrons in between two ferromagnetic layers. Free
layer is the ferromagnetic layer, which is free to rotate
in any direction due to an applied external field.
The GMR effect is presented between pinned
layer/spacer/free layers. The magnetization of the free
layer will be oriented into the external field direction,
which will result both free and pinned layer to be in
parallel. Under this circumstance, the mean free path of
spin up conduction electrons is increased because of the
less spin dependent scattering. However, the spin down
conduction electrons occur spin dependent scattering
when they enter a different magnetization direction of
All thin film layers were deposited by utilizing
Veeco’s UHV Nexus PVD-10 Target Planetary dc
magnetron sputtering system on 4 inches SiJSiO2 wafers.
The chamber base pressure is -9e-l0 Torr. SiJSiO2
substrates were pre-cleaned before depositing stack to
remove absorbed contamination by using Ion Beam
Oxidation tool. The synthetic metal spin-valve structure
was Si/Si02/UnderlayerfPtMn/CoFe/Ru/
CoFe/Cu/CoFe/NiFe/Ta. Patterned devices were
fabricated in Current-In-Plane (CIP) configuration and
two lithography steps were used. Fabrication process
flow is illustrated in Fig.2. Subsequently, fabricated
samples were annealed in magnetic field for five hours
at 280 °C. The purpose of annealing is to perform a
phase transformation from FCC to FCT for anti-
ferromagnetic layer (PtMn)

























Top-view of fabricated test structure is depicted
Figure 3.
Fig. 3. Optical micrographs of the patterned spin valve
devices
GMR Spin-Valve structures have been fabricated with
various heights and widths to illustrate the size
dependence on output responses. Table 1 summarizes
the compared results between sheet film and patterned
device.
TABLE I SHEET RESISTANCES
Comparison: Sheet Film Vs Patterned Device
Patterned
Respones Sheet Film Device
Sheet Resistance (Rs) 16.3 Oln 5.5 f1Io
Interlayer Coupling (Hint) 21 Oe
Pinning Field (Hex [H50]) > 1800 Oe > 1800 Oe
As shown in the Table I, the difference in the sheet
resistance of patterned device and sheet film is due to
contamination occurred during process. MR ratio vs.
external field with different dimensions is shown in
Figure.4. The measurement is performed on the Quasi-
Static Wafer (QSW) test with ± 1000 Oe.The red curve
is the MR% of the sheet with the follows the y-axis on
the right hand side. The rest of the curves are MR% of
the patterned devices, which follow the y-axis on the left
hand side.
The decrease of the MR% after patterned into devices
is possible due to the contamination during fabrication.
It also can be found from the difference of the sheet
resistance between the sheet film and the patterned
device as shown in Table I.
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Fig.2. Process steps employed in the device fabrication.
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Fig. 4. MR ratio measured on spin valve structures with
varying dimensions and for sheet film structures.
Before pattering, the sheet resistance is 16.3
≤2isquare. It drops to 5.5 ≤2/square after pattern into
device. As the dimensions of the device shrunk, the
self-demagnetization field becomes a main factor of the
low MR%. The decrease of MR ratio is more
significantly when sensor height is reduced same
behavior is also obtained when the track width is
reduced. The external field was applied in the sensor
height direction, which enhances the demagnetization
field along this direction. Therefore, the MR% is smaller
by reducing the sensor height. The interlayer-coupling
field also increases significantly on patterned devices
due to the same reason of the device’s s dimensioning
the contamination during the process. The higher
interlayer coupling is associated lower MR ratio. When
the interlayer coupling is increased, the free with the
partially held by pinned layer. So, the completed
rotation layer is not obtained. There is no The H~,
which is 50% of the MR% is above 1800 Ge for all of
the devices. It indicates the synthetic structure has a
stable performance at a relative high field operation with
the advantage of synthetic spin-valve system.
IV. CONCLUSION
The objectives of this project have been accomplished
by successfully fabricating GMR Spin-Valve testing
structures at Rochester Institute of Technology clean
room in collaboration with Veeco/CVC, Rochester. As
expected deviation between sheet film response and
patterned device were seen. The major portion of the
decay in results is due to contamination during process.
Identified possible contaminations sources are as
following: (1) device were left in acetone for
approximately 75 minutes to perform lift-off process,
during this time acetone could have feasibly penetrated
in to the stack via edge regions. (2) While striping
photoresist after each lithography step, 4000 Seem of
oxygen was flown in the chamber; this could have
oxidized the surface and the edge regions of the stack.
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Design and Fabrication of a Micro-bearing
Assembly to Study Rotor Friction
Daniel W. Brown, Student Member, IEEE
Abstract— The objective of this investigation was to
design and fabricate a metrology tool for measuring the
wear in micro-bearings. The critical component of the tool
was a silicon test bed consisting of a bearing shaft and a set
of microchannels to direct an air stream onto the fins of a
micro-rotor assembled onto the bearing shaft. By driving
the micro-rotor pneumatically, surface interactions
between the bearing and the rotor can be studied over
time. The silicon test bed mates to a custom aluminum
chuck which has provisions for sealing the test bed and
supplying air pressure from an external source. The
silicon test bed was successfully fabricated by bulk
micromachining using Deep Reactive Ion Etching (DRIE).
Test rotors were also fabricated using DRIE and manually
placed onto the bearing shaft of the test bed. A glass cover
slide, held in place by the aluminum chuck, was used to
seal the top of the test bed. Test rotors were successfully
rotated using a minimum input air pressure of 0.5 psi.
Index Terms—Bearing wear, friction, micromotor.
I. INTRODUCTION
In the field of microsystems technology microactuatorsof en contain surfaces that must roll or slide over
other surfaces. A micromotor consisting of a movable
rotor set on a bearing shaft is a prime example. In order
to optimize the performance of such a micromotor it is
critical that bearing wear be thoroughly understood.
Currently, very little is known about the wear
characteristics of microscopic rotors and bearing
surfaces. The first step in achieving greater
understanding of micro-bearing wear is the development
of a testing fixture and methodology for accurately
measuring wear.
The effect of bearing wear on the micrormotor
performance has been studied [1), [2] and is known to
be a current limitation of the technology. In order to
influence bearing lifetimes through design, bearing
experimental testing. Previous testing [2] was done by
surface micromachining techniques with rotors of 100
pm in diameter.
In this paper, the microrotor and microbearing
components were to be fabricated using bulk
micromachining techniques, and assembled manually.
The dimensions of the components were larger than in
previous studies in order to achieve a workable
prototype through manual assembly. Manual assembly
also allowed the placement and subsequent testing of a
variety of rotor structures, on a standard bearing testbed.
11. DESIGN
Figure 1 shows the dimensional layout or the rotor
component. The bearing layout is shown in figure 2
and consist of 3 mm air inlets leading to rnicrochannels.
The microchannels led to the center of the design where
the rotor was to be seated on the 396 pm bearing hub.
SSOurn
1
Fig. I Design of rotor.
wear characteristics must first be understood through
Manuscript received May 19, 2003. The author is with the
Rochester Institute of Technology, in Rochester New York
111
Brown, D. 21” Annual Microelectronic Engineering Conference, May 2003
A. Bearing Process Flow
The bearing testbed was fabricated from a single side
polished <100> silicon wafer, using DRIE anisotropic
bulk etching. The etch mask consisted of approximately
7 pm of AZ9260 photoresist. After an HMDS prime,
AZ9260 photoresist was spin cast on the wafer at a
speed of 3000 RPM for 45 seconds, yielding a
thickness of 7 pm. A soft bake was performed on a
contact hotplate at 90 degrees C for 60 seconds. The
photoresist was then exposed on a GCA 6700 g-line
stepper with a dose of 2500 mJIcm2. The PEB (Post
Exposure Bake) was omitted. Immersion development
of was done with MF CD-26 TMAH developer for a
time of 180 seconds. The wafer was not hard baked in
order to prevent resist reflow and dimensional
distortion. The exposed silicon was then etched using
an STS DRIE (Deep Reactive Ion Etch) system. The
system etched the silicon using a Bosch process where
cycles consisting of etch (SF6 gas) and Passivation (C4F8
gas) were performed. 388 cycles were used for an
estimated etch depth of 450 pm into the 500 pm wafer.
Once the bearing test bed was etched, the wafers were
diced into 2 cm x 2cm square die. A Dremel drill was
used to break the remaining 3 mm diameter, SOpm thin
membrane so air could be forced through the backside
of the testbed. Figure 3 shows the process flow for the
bearing testbed.
1OOniin~WaferSSP
Pattern 7 jim photoresist
Etch silicon 450 jim (DRIE)
Strip resist and dice wafer
Fig 3. Process flow for micro bearing testbed.
B. Rotor Process Flow
The rotors were designed to be etched from <100>
silicon wafers. However, the desired rotor thickness was
300 pm, and 100 mm wafers have a standard thickness
of about 500 pm. 75 mm wafers have a nominal
thickness of about 300 pm making them preferable for
rotor fabrication. 75mm double side polished wafers
were used for the fabrication process. Figure 4 shows
the process flow for the fabrication of the rotors.
A target value of 400 nm of Si02 was thermally
grown on the 75 mm double side polished wafers using
wet oxidation. After an HMDS prime, Shipley 812
photoresist was coated to a thickness of 1.2 pm, and a
softbake was done on a contact hotplate at 90 degrees C
for 60 seconds. The photoresist was then exposed on a
GCA 6700 g-line stepper with a dose of 100 mJ/cm2. A
post exposure bake of 110 degrees C for 45 seconds was
done prior to immersion development in ME CD-26
TMAH developer. 30 seconds of development time was
sufficient to clear the exposed regions of the photoresist.
A hard bake was then performed at 120 degrees C for
120 seconds, and the Si02 was etched in BOE (Buffered
Oxide Etch) for 4 minutes.
It was necessary to adhere the 75 mm wafer to a 100
mm wafer in order for the wafer to be transported into
the etch chamber of the STS DRIE. The adhesion layer
396pm
Fig 2. Bearing testbed layout.
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used was 7 pm of AZ9260 photoresist. The 75 mm
wafer was then placed atop the freshly coated 7 jim of
photoresist, and the wafer stack was baked on a contact
hotplate for 15 minutes at 120 degrees C. The 75mm
wafer was then etched through completely (= 300 pm)
using the STS DRIE, and the rotors were released in
acetone.
Grow 400 nm SiO2on
300 pm Wafer
:~ ~7&nim~DSP$4.~





Adhere 300 pm wafer to
4 inch wafer with 7 pm of photoresist
~ —
Etch silicon through 300 pm Wafer
(DRIE)
Release rotors in acetone
Fig 4. Process flow for rotor fabrication.
A significant difference for the fabrication of the
rotors, was the incorporation of Si02 for the etch mask.
It was known that the etch process developed for the
STS DRIE was more selective when Si02 was used as
the masking material. Although the etch for the rotor
structures was not as deep as the etch for the bearing
testbed (300 pm vs. 450 pm), thermal heating during the
etch process degraded the selectivity, making the
Novolac based resist insufficient. The thermal heating
during the etch occurred because the helium backside
cooling was unable to properly cool the 75 mm wafer
which was adhered to a 100 mm wafer with AZ9260
photoresist (7 pm).
C. Aluminum Fixture For Sealing and Pneumatic
Driving
Once the bearing testbed was fabricated and the 3 mm
air inlets were drilled through, the testbed was aligned
on an aluminum chuck with 4 0-rings with an inner
diameter 3.68 nun and a width of 1.78 mm. Three glass
cover slides of thickness 225 pm were placed on top of
the bearing test bed to provide a pneumatic seal for the
microchannels and to ensure the rotor remained on the
hub. An additional 0-ring of was used to distribute the
pressure from the top portion of the aluminum fixture
upon the tightening of the connecting screws. A




S Glass cover slides (2.2 cm x 2.2 cm)
S 2 cm x 2 cm bearing assembly
Input valve for compressed air
0 Output for compressed air
• 0-rings
Aluminum fixture
Fig. 5. Schematic of aluminum fixture for pneumatic testing.
The screws were tightened by hand, sealing the
testbed making it possible drive the rotor with
compressed air. The microchannels were designed to
direct air flow to the fins of a rotor.
Ill. EXPERIMENTAL RESULTS
The bearing testbed was etched to an actual depth
of =390 pm, while the rotors were measured to be
=300 jun. The rotor fit into the bearing testbed and
was imaged using a Philips 525 SEM, and can be seen
in figure 6. The SEM in figure 7 illustrates the 3 mm
air inlet along with the microchannels.
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Once assembled into the aluminum fixture shown in
figure 8, the rotor was rotated by pressurizing two air
inlets located diagonally from one another. A high-
speed camera was used to capture the rotor motion. A
2000 frames per second video capture was done,
however the teeth of the rotor were blurry and no
rotational speed measurement could be obtained. When
only one air inlet was pressurized (up to 40 psi), the
rotor was pushed against the hub and rotation did not
occur. However, when two inlets were pressurized, a
minimum pressure of 0.5 psi on each inlet was sufficient
to cause rotation of the rotor.
Fig. 10. One air inlet pressurized (left) two air inlets pressurized
(right).
The image to the left in figure 10 shows an optical
capture for the pressurization of a single air inlet, while
the image capture on the right shows the pressurization
of both air inlets. Both images were taken from a video
capture that had a frame rate of 60 frames per second.
IV, CONCLUSION
A test bed for analyzing rotor friction has been
designed, fabricated and a successfully tested. Rotation
was achieved using a minimum input pressure of 0.5 psi.
The successful operation of the designed testbed will
enable a variety of tribological tests, such as lifetime
Fig,. 6. SEM of rotor placed in bearing. Fig. 8. Photograph of aluminum fixture containing bearing test
bed and rotor.
Fig. 9 Viewport on aluminum fixture exposing the 1.9 mm rotor in
Fig. 7. SEM showing air 3 mm air inlet and microchannels. the bearing testbed.
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tests, to be conducted in the future.
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Characterization of Epitaxial Layer
Stacking Faults
Alexa M. Perry
Abstract—As device geometries shrink and customer
demands for more stringent zero-defect imagers increases,
epitaxy growth is becoming an increasingly critical
procedure in microelectronic processing. Therefore, the
defects manifested by the epi growth are also an important
concern. More specifically, epitaxial layer stacking faults
can be detrimental to device performance and, in the case
of image sensor devices, they have been shown to cause
bright pixels and bright columns in the dark field.
Assisting the Image Sensor Solutions Division of Eastman
Kodak Company, the ability to screen and monitor
incoming silicon has been accomplished and assessed using
an unpatterned wafer particle inspection system, the
Tencor 6220 Surfscan. A technique has been developed to
review and characterize the defects mapped by the Tencor
6220. Initial evaluations show that 29% of the light
scattering defects are stacking faults on incoming silicon.
Dialogue has improved with the vendors to better align
incoming silicon qualification processes with the customer
requirements. Incoming silicon qualification procedures
have been improved and optimized to reduce any potential
yield loss due to incoming silicon defects and stacking
faults.
index Terms—Epitaxial growth, Epitaxial layers,
Incoming Silicon Defect, Stacking Fault
I. INTRODUCTION
As device geometries shrink and the need for a
defect-free surface increases, epitaxy is becoming an
increasingly critical step during microelectronic
processing. Therefore, the defects manifested by the epi
growth are also an important concern. More
specifically, epitaxial layer stacking faults can be
detrimental to device performance and the cause of
many bright points and bright column failures in
charged-coupled devices. Unlike conventional IC or
memory circuits, imagers are not redundant, and it is
critical from a customer’s point of view that the entire
image array is working at its full capability.
The purpose of this project is to investigate epitaxial
layer stacking faults and methods that are successful in
Manuscript received May 19, 2003. This work was supported in part
by Eastman Kodak Company’s Image Sensor Solutions Division.
A. M. Perry is with the Image Sensor Solutions Division at Eastman
Kodak Company, Rochester, NY 14650 USA phone: 585-477-7861;
e-mail: alexa.perry@kodak.com
detecting them on image sensor devices. The
investigation was completed for the Image Sensor
Solutions Division at Eastman Kodak Company. The
incoming silicon qualification procedures have been
improved and an assessment of the capability of
detecting the stacking faults was completed. It has been
established that the stacking faults are incoming from
the vendor and not process related. Incoming
production-quality wafers were the focus of the
investigation.
The stacking fault defectivity levels were determined
and compared at several critical process steps
throughout the process sequence to quantitatively define
the defects. Also, the range of defect severity was
captured to obtain a better visual understanding of the
defects and to, ultimately, perform an electrical test
correlation to find the stacking fault defect kill ratio.
One more remaining goal was to have the capability
to understand and identit~’ the defects as early on in the
process as possible. This allows for proper disposition
of lots, so the processing resources can be used to their
full potential.
Detection of the stacking faults was first attempted
with the KLA Tencor Automated Inspection Tool (AlT).
The AlT is a patterned-wafer Surfscan inspection tool in
which specific types of defects can be located, based on
the tool settings. Certain scan levels are already set up
in the process using the AlT, but they are designed to
detect particular defects for a particular level. The AlT
process scans cannot detect stacking fault defects very
well, and the detection capability of the process scan
levels was assessed to be very poor.
A better method of detection was verified using the
Tencor 6220 Surfscan. The Tencor 6220 is the standard
tool for mapping particle defects on bare silicon wafers.
It is also the standard tool used by many epitaxial silicon
vendors. A recipe was developed on the 6220 tool to
detect stacking fault defects in epi layers. The recipe
was designed to closely resemble vendor recipe
sensitivities. The recipe has proven to be very useful in
detecting incoming silicon defects and, more
specifically, stacking faults. Characterization and
classification of the 6220 particle map defects has been
accomplished with an optical review station, the
CRSIO1O. Attempts are underway at optimizing the
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current 6220 recipe so that review of the detected bare
silicon defects is not necessary. It is desired to have a
recipe that yields a known distribution of defects so that
the scan can be used for a yield loss predictor before the
wafer processing even begins. Also, detecting and
characterizing the defects early in the process can result
in a measure of yield predictability for a process.
Eastman Kodak Company has opened dialogue with
the silicon vendors in an attempt to align the incoming
silicon inspection processes. Once conclusive data is
collected and analyzed, it is reported back to the
vendors. The vendors have, in turn, furnished Kodak
with the results from their inspection. This allows the
vendor to veril~j their inspection methods and ensures
Kodak the high quality silicon that they desire. Vendors
are given the opportunity to improve their process and
detection methods to better meet their customer
demands. Kodak will also have the ability to pick and
choose their vendors of choice based the on defect-yield
information.
II. THEORY
A. The Needfor Epitaxy
Epitaxy is extensively used for a variety of
semiconductor applications. An epitaxial, or epi, layer
is a single poly crystalline layer, usually grown or
deposited on a silicon or other substrate. The growth of
a thin single crystal film on a crystalline substrate is
referred to as epitaxy [1). The exact meaning of the
word “epitaxy” can be found by separating the word.
“Epi” means “upon” and “taxis” means “ordered.”
Therefore, epitaxy is an ordered layer of polysilicon
atoms on a single crystal substrate.
The two most common methods used for epitaxy
growth are chemical vapor deposition, CVD, or
molecular beam epitaxy (MBE). Differing from the
Czochralski Si growth process, epitaxy can be grown
below the melting point using CVD and MBE. The
principle behind CVD is the use of a decomposed
gaseous silicon compound vapor to yield elemental
silicon and some gaseous byproducts. The epitaxy will
grow in the same crystal orientation as the substrate, and
the growth rate is a function of the epitaxial temperature
as well as the concentration of the gaseous silicon.
MBE is similar to CVD in that silicon in the gas phase is
decomposed and deposited on the wafers, except the
decomposition method is with a molecular beam, and
the temperature has less control over the deposition rate.
Also, it is more commonly used for the growth of Ill-V
semiconductor compounds on substrates, such as
gallium nitride.
Epitaxial film thicknesses can range from about I ~tm
to 200 tim, depending on the device application. An
epitaxial layer will allow a p-n junction device to be
built, without the use of any diffusion properties, by the
use of dopant species introduced into the epi layer. The
epi layer dopant type and amount can be controlled
allowing the resistivity of the film to differ from that of
the substrate. This application is more desirable and
utilized for special device applications. One such
application is solar cells, which make use of the
possibility for graded junctions and doping profiles with
the epitaxial layer.
A second use of epitaxy is for isolation purposes.
The epitaxy is used to totally enclose regions within the
silicon substrate that possess a different resistivity than
the surrounding regions or devices. Certain transistors
and “buried process layers” are fabricated in the
overlying epitaxial film, and this provides very efficient
isolation between regions of differing conductivities.
Another application for epitaxy is the growth of epi
on wafers of sapphire (alumina) and spinel substrates.
The sapphire and spinel have similar crystal lattice
structures to silicon and the growth of the epitaxy on
their surfaces is very high quality. The epi is then used
for device fabrication and the substrate acts as an
insulating material. The term for growing epi on a
foreign substrate is “heteroeptitaxy.”
As discussed earlier, and more common for IC
fabrication, is the homoepitaxy process. Homoepitaxy,
or the growth of an ultra pure layer of crystalline silicon
on a silicon substrate, has an important application in IC
manufacturing, as device dimensions become smaller
and smaller, and the need for defect-free silicon surfaces
to build devices becomes more critical. Improved
performance of many devices, including CMOS and
DRAM, can be achieved by utilizing epitaxial wafers.
For CMOS devices grown in epi, compared to bulk
silicon, the possibility of latch-up is greatly minimized.
DRAM performance is increased by its increased
immunity against alpha particles that can wipe out
memory cells in bulk substrate wafers by electron-hole
pair migration.
Initially selected for its inherent ability to enhance
device electrical properties, epi possesses well-
controlled dopant concentrations and can achieve a
near-perfect crystalline structure [2). It is the near-
perfect surface, free from pits and voids that has driven
the popularity for epi wafers. As device geometries are
shrinking, the benefits of the low-density killer defect
surfaces are more desirable than ever.
Recent improvements and advancements in epitaxy
have been in the areas of cost improvement, layer
uniformity, and defect reduction [31. Epitaxial defects
will be discussed next.
B. Epitaxial Defects
Because epitaxy has become an important 1C and
semiconductor process that requires further
investigation, the quality and defect severity of the
epitaxy is also being investigated. The types and
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numbers of epitaxial defects is important for a
fabrication laboratory to know and understand such that
yield and quality control can be continued during device
manufacturing. There are numerous types of defects
that manifest and grow during the epitaxy deposition.
Epi defects are induced by three methods: crystal
imperfections at the substrate epi interface, chemical
contamination in the silicon substrate, or by irregular
processing conditions within the epitaxial deposition
reactor.
The figure below shows five epitaxial defects. Some
of the defects manifest in the substrate layer and
continue up fault planes during the epitaxial growth,
while others result during the epi growth. Of those
defects seen in the figure below, the dislocations and
stacking faults are the most common that occur during
CVD. Most epi defects appear as three-dimensional
defects, and they can be attributed to mechanical stress.
5.
Substrate W afer
Fig. I: Epitaxial Stacking Faults. 1. dislocation (continuous from
substrate), 2. growth hillock, 3. epitaxial stacking fault, 4. stacking
fault (continuous from substrate). 5. epi spike.
The growth hillocks seen above are usually regularly
shaped pyramids that grow on the epi surface. They are
a result of nucleations at the substrate interface due to
various imperfections. Their shape and size are strongly
dependent on the off-orientation of the substrate and on
the epitaxy process conditions.
An epi spike is often described as a mound or
protrusion of irregular shape with a large height but is
not correlated with the thickness of the epi layer. The
height can be equal to a few micrometers up to more
than 100 micrometers.
The substrate stacking fault is a stacking fault in the
epi layer that is a continuation of a stacking fault in the
bulk substrate material. The final size of the defect
depends largely on the epi layer thickness.
1) Epi Dislocation Defects. Dislocations in the epi
layer are usually the result of the propagation of a
preexisting dislocation in the bulk substrate into the
epitaxial layer. This process can be influenced by the
epi growth conditions, as well as by the thickness of the
epitaxial films [1). Dislocations in the substrate can be
terminated by other dislocations and can also change
directions to avoid propagating to the epitaxial layer.
This is the reason why they are so common. Not as
common, dislocations can occur during the process of
the epi growth due to the high thermal stresses placed on
the substrate and thin film during the epitaxy process.
The temperatures in epitaxial reactors can reach up to
1200°C.
2) Epi Stacking Faults. Epitaxial stacking faults can
come in a variety of shapes and sizes. Typically, they
do not grow under thermal treatment and they cannot be
removed using conventional semiconductor cleaning
methodologies. They are often nucleated at the film-
substrate interface and then they propagate in the
direction of the growing film. More specifically the
nucleation is often a result of a defect or particle on the
substrate surface that facilitates the growth of a
perturbation during the epi crystal growth process. Four
subsequent faults spread in the direction of the four
lattice planes of type (111). Thus this is why epi
stacking faults appear more commonly as squares, or
four faults forming a closed square, on (100) surfaces,
but they appear also as triangles on (Ill) surfaces.
Shown below is a three-dimensional picture of a square
stacking fault on a (100) surface demonstrating how the
stacking fault spreads in the lattice a distance equal to
the epi thickness from the initial defect point. Also
shown below are top down pictures of a square and
triangle shaped stacking faults[4j.
Fig. 2. (100) Silicon epitaxial stacking fault propagating from Si/Epi
interface into a closed square shape.
~) (ill) silicon
The size of the epi stacking faults is determined by
the epi layer thickness above the site of nucleation, and
the stacking fault size is proportionally related to the
thickness of the epi layer. The equation seen in the
figure below is a display of the dependence of the
stacking fault size on the epi layer thickness [5). Not
seen in the equation is the dependence of the stacking
fault defect topography and height on the size of the
initial silicon/epi interface defect. There is a direct
relationship between the initial defect size and the
amount or height of the stacking fault as it protrudes off
of the epi surface. Also as already discussed the shape
is determined by the orientation of the crystalline lattice.
Epi stacking faults are intrinsic in nature. Although the
most often the nucleation site originates at the epi
substrate interface, as will be described next, nucleation
Fig. 3. (a)
epitaxial stacking fault. [4]
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can occur in the middle of an epi layer due to an
impurity defect landing on the wafer during the growth
process, but this formation is much less common.
Ill. EXPERIMENTAL
A. Defining the Stacking Faults Quantitatively
Once the possible problem was detected, some work
was completed to initially attempt to understand the
nature of the stacking faults. It has been verified that the
epi layer stacking faults are a specific defect mechanism
causing functional failures in the dark field and image
failures. There are numerous examples of correlations
that Kodak has found between image test review and
dark field current maps shown in the Appendix. Shown
in the figures below, are examples of an epi stacking
fault image failure (bright column) and the
corresponding dark field map at that location. The
characteristic square nature of the defects was an
inherent epitaxial layer stacking fault from a (100)
silicon trait. The particular defect seen below had 10
micrometers of epitaxy, and the image defect spans three
pixels. The pixel size is 6.8 micrometers so, if the
stacking fault is theoretically about 14 micrometers with
10 micrometers of epi then, the number of pixels
affected by the defect do correlate to the size of the
defect. That is in theory a little more than two pixels
should be affected and the figure below shows three
bright pixels in a row, which makes perfect sense,
because pixels are discrete in nature.
Fig. 5. (a) (100) Silicon epitaxial stacking fault image failure at end
of the process; (b) epi stacking fault dark field map of the image
failure
To quantitatively characterize the stacking faults an
experimental lot was started and initial incoming silicon
defects characterized on the CRS 1010 after the particles
on the bare silicon wafers were mapped on the 6220.
Next processing of the lot was started using a standard
process flow. The lot was traced through the process
characterizing the defects that were detected with the in
line KLA Tencor Automated Inspection Tool, AlT. All
of the inherent AlT scan levels were investigated. Also
the stacking fault defects that were initially mapped and
characterized with the 6220 were inspected and images
captured at the various process scan levels. This was
accomplished by loading the old 6220 defects maps into
the CRSIO1O review station, and then the old defect
locations were driven to and pictures of the defects
captured. The inspections yielded important
information on the sensitivity of the inherent process
levels scans at detecting stacking fault defects. Also the
capability of the 6220 in detecting all of the incoming
silicon stacking faults was assessed by overlaying
comparing in-line scan defect maps to initial scan maps.
The inspection tools that were used to accomplish the
objectives on this experiment are described below.
They are the only inspection tools that will be available
for use for this project so the 6220 was the tool of
choice that was optimized for detecting the epi stacking
faults based. The decision was based on tool detection
capabilities and sensitivities.
I) Tencor AfT Scans: The KLA Tencor is a surface
inspection tool that uses a grazing angle laser incident to
the wafer surface at about 20° to scan patterned wafers
for defects. The tool uses the principle of light
scattering to detect and try to classify the size of the
defects on the wafer’s surface. The laser scans the
surface of the wafer and a detector nearby detects any
scattered light. Calculating the angle of the incident
beam and relating it to the angle of the scattered light
determines the size of the epi fault.
The detector sensitivity and beam scan parameters
can be modified. This will allow the settings to be
optimized for the detection and close monitoring of the
epi stacking faults only. Some of the faults are detected
in process scans now. Certain in-line process scans are
more capable of identifying the faults. Thus incoming
silicon inspection capability will be assessed and defect
density levels determined.
2) Tencor 6220 Surfscan: The Tencor 6220 Surfscan
is also a surface inspection tool similar to the AlT and
manufactured by the same company, but it is only
capable of accurately detecting particles on bare
substrates. The difference between the AlT and 6220 is
the incident laser light angle. The incident laser on the
_______ L(5UmEpi) 7.08p.m
/~ EPI L(IOumEpi) I4.l6~tm
I \.~~/4111) LAYER L(l5~imEpi) 2l.24pm
SUL3STRATE (100)
Fig. 4. (100) Silicon epitaxial sucking fault size equation and
example calculations. (5]
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6220 tool is perpendicular or 900 to the surface of the
wafer. That is why the AlT is incapable of detecting the
same defects that the 6220 is on bare silicon wafers.
Kodak vendors use 6220 tools for their inspection
processes and that seems to be a standard tool used by
many incoming silicon qualifiers.
3) Tencor CR51010: The CRSIOIO is a confocal
microscope inspection system. It is a very powerful
confocal microscope that can be loaded with inspection
software called Quest. Quest allows one to transfer the
wafer particle maps generated by the AlT or the 6220 to
the inspection station. The inspection station was
thought to only work for patterned wafers with
alignment marks, and that is the reason why Kodak was
so interested in detection of the faults on patterned
wafers at first. Then it become common knowledge that
the vendor detection method uses the 6220 so a recipe
was developed and a software program wrote to link the
6220 defect map results to the Quest electronic software
database. The 6220 and CRS 1010 are linked through
Quest. With the CRS 1010 pictures and true defect sizes
can be determined. More accurate defect
characterization can be accomplished, not just the defect
density. With the current 6220 recipe set up not all of
the defects detected are stacking faults, so it is necessary
to distinguish and differentiate the epi stacking faults.
The CRSIO1O makes that possible.
B. Develop a Range ofDefect Severity
It is important when trying to understand and
characterize the stacking faults that they are
quantitatively and qualitatively described. The
quantitative and qualitative inspections occurred
simultaneously. The severity of the stacking fault
defects was correlated using three analytical techniques.
Those techniques include the surface inspection using
the Tencor 6220 and the AlT, optical inspection using
the Tencor CRS1O1O system, and electrical and
functional test data comparisons. The defect was
characterized by defining not only the number of defects
and their locations as with the AlT and 6220, but the
types and size of defects were also determined. This
allowed for both the physical and electrical correlations
to be completed. It is important that the incoming
silicon is physically compared to the functional test
results to determine the detection capability of the
defects throughout the process sequence and allow for
optimization of the detection methods. With
information about the range of defect severity an
accurate yield impact analysis comparing both physical
and electrical defect results could be completed and the
epi stacking faults were thoroughly characterized.
C. Ident~fv optimum detection method
Nearly all wafer inspection methods discussed in
section A of the Experimental are accomplished by
means of laser and the measurement of the light
scattered by the defects. The method of detection that
was focused on the most was the laser inspection of the
bare silicon image sensors. As already discussed the
Tencor 6220 Surfscan, was used to try to detect the
epitaxial layer stacking faults for this experiment. A
recipe was created and stacking fault defects detection.
A remaining problem with the recipe and tool is that not
all of the defects detected and mapped are stacking
faults or harmful to device performance. The challenge
is to optimize the 622Oscan recipe for detection of only
stacking fault and device “killer” defects as to eliminate
the need for the defect review when qualifying incoming
production silicon. The optimum detection method and
recipe is one that is determined after an electrical
correlation is complete comparing end line results with
initial 6220 defect results.
IV. DATA
A large amount of in-process scan data as well as
initial defect data has been collected on an experimental
lot. The lot is only labeled experimental because the in
process inspections are being completed and the lot was
stopped at various process steps and thoroughly
inspected. Otherwise, the lot is processes using a
standard process flow.
Shown in the table below are the 6220 results from
the initial bare silicon particle scan. There are eight bin
sizes of differing size increments that tries to detect
defects between the sizes of 0.16 micrometers to 1.6
micrometers.
Defect Wafer Wafer Wafer Wafer Ave. per
Code #3 #6 #9 #12 Total %ofTot wf
Tiny 21 51 18 21 111 64.53% 27.75
SF 9 4 1 25 39 22.67% 9.75
NVD 4 2 9 0 15 8.72% 3.75
Other 3 2 0 2 7 4.07% 1.75
Total 37 59 28 48 172 --- 43
Next shown below is the data collected from a
composite lot of various vendor lot codes. The wafers
were initially scanned and characterized on the 6220
using the first revision of the stacking fault detection
recipe. Next the same wafers were scanned and
characterized again using two different recipes each of
differing sensitivities. The purpose of this attempt was
to try and optimize and tailor the 6220 recipe to only
detect stacking fault defects. The initial 6220 recipe
size bins were broken down into two recipes. The first
TABLE I
TOTAL DEFECTS FROM SURFSCAN 6220 SCAN — LOT I
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recipe trying to detect only particles that were less than
0.~ micrometers and the second recipe wad designed to
hopefully only detect defects greater than 0.20
micrometers. There is a slight size overlap, but this was
unavoidable because the 6220 tool settings wouldn’t
allow certain size bins with certain gain sizes. Some of
the parameters are interdependent and correlated. This
effort was attempted because it was thought that the tiny
defects are not killer defects and are detected in the
smaller size bins where as the stacking faults are large
&fects and scatter the laser light intensity differently.
TABLE 11
INITIAL TENCOR 6220 STACKING FAULT SCAN RESULTS — LOT 2
SPM5BIN4UP SPMSBIN3DWN
Catty Not new
Total Overs to found by Total new SFs Total
Defects 3DWN 3DWN SFs defects defects found SFs
41 41 0 20 80 39 Il 31
32 32 0 16 76 44 17 33
75 75 0 21 186 Ill 12 33
17 17 0 12 43 26 6 18
119 107 12 18 223 116 10 28
97 91 6 8 200 109 13 21
44 42 2 3 95 53 15 18
29 29 0 6 74 45 II 17
80 80 0 10 172 82 II 21
46 44 2 5 164 120 8 13
51 47 4 8 114 67 II 19
17 17 0 10 39 22 15 25
648 622 26 137 1466 834 140 277
The next set of data shown below is the initial attempt
to align and veri1~’ that Kodak inspections methods
match and detect the same amount of defects as the
vendor. So wafers that the vendor characterized were
characterized again using Kodak improved incoming-
silicon qualification methods and the results compared.
TABLE IV









Lastly, data was collected to compare two vendor
facilities. A vendor recently established a new facility
with differently designed epi reactors and wanted Kodak
to compare their current facility, facility 1, with the new
expected “cleaner” facility, facility 2. The results of the
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Shown below is a graphical analysis of the resulting
AlT in process scan results. The data being represented
in the bar graph is only stacking fault defects detected at
the various scan levels and comparing those numbers to
the number of initial stacking fault defects detected with
the 6220. The raw data is shown in the appendix, Table
VII. Interpreting the graph one can see the 6220 scan
yields the greatest sensitivity to the stacking fault
defects. The same information is broken out in Table I
above, where all of the 12 wafers were characterized on
the optical review station. From the initial 6220 scan
results about 22% of the total initial defects detected
were stacking faults or nearly 10 per wafer. This is very
close to the present vendor specification, so the
incoming silicon is nearing the upper specification limit
for non-removable light scattering defects. Looking at
the individual process scan levels, no one scan level
detects 100% of the stacking faults initially detected
with the 6220. The best scans, scan 5 or scan 6, only
detected V2 of the initial defects.
0 — C’4 C’) ~ 10 10 ~- 10 0) 0
C C C C C C C C C —
11 1313131313 ~
0) 0) (I) (0 (1) (0 (1) (0 (1) 0
Scan Level
Fig. 7. Stacking fault defect density for AlT process scan levels.
a scanning electron Fig.s 8, 9, and 10 below are examples of stacking
stacking fault defects that were traced through the process. Most
but not all of the pictures were taken in a 200
micrometer by 200 micrometer field of view. The
defects seen in Figs. 8 and 10 were detected at all of the
process scan levels shown. This differs from the defect
in Fig. 9, which was only detected with the 6220
Surfscan. The remaining scan level pictures in Fig. 9
were obtained by locating the defect at the scan level
using the old 6220 scan x, y coordinates. The defect
didn’t scatter enough laser light in the AlT to be
detected like the defect seen in Fig. 8 or Fig. 10.
One other point to make is the size discrepancy
between the defects in Figs. 8 and 9 compared to the
defect in Fig. 10. This size difference is due to the fact
that Kodak sent wafers with 10 micrometers of epi to the
vendor to grow an additional 5 micrometers of epi based
on a design need. So, the defect in Fig. 10 manifested
from the additional epi growth, but the other two defects
seen below propagated form the first epi growth.
TABLE V V. RESULTS ANALYSIS
VENDOR FACILITY SPLIT DATA AFTER CLASSIFICATION — LOT 3
Facility 1
Slot 4 Tiny SF NVD Other Totals
9 1 3 0 0 4
10 2 4 0 I 7
11 0 4 0 0 4
12 I 10 0 0 11
13 0 5 0 0 5
14 0 4 0 0 4
15 5 9 0 0 14
Totals 9 39 0 1 49
Defect
Density 1.29 5.57 0.00 0.14 7.00
% of Tot
Defects 18.37% 79.59% 0.00% 2.04%
Facility 2
Slot 4 Tiny SF NVD Other Totals
16 0 0 9 1 10
17 0 2 0 0 2
18 0 0 0 0 0
19 0 0 I 0 1
20 0 1 2 0 3
21 23 1 3 2 29
22 0 0 3 1 4
23 0 0 I 0 1
24 13 0 3 7 23
25 2 0 14 0 16
Totals 38 4 36 II 89
Defect
Density 3.80 ~0.40 3.60 1.10 8.90
% of Tot













microscope was used to image two different
fault defects detected at different points in the process
by the in-line AlT scans. The resulting SEM images are
shown below. One notices the difference in topography
between the two defects. The topography difference can
be accounted for by the size of the initial particle defect
on the silicon substrate/epi interface that causes the
stacking faults. The right most stacking fault probably
propagated from a much larger diameter defect than the
stacking fault defect on the left.
Fig. 6. SEM pictures of stacking faults.
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The next tables shown in the data section above
represent the attempts made on lot 2 to optimize the
6220 scan. Table II is a display of the classification
results from the standard stacking fault recipe designed,
and again only about 20% of the total defects detected
were stacking faults. Table 111 is a break down of the
results after modifying the original 6220 scan. Neither
of the new scans proved to be more efficient at only
detecting the stacking faults and not detecting any of the
smaller tiny defects that are known to not be harmful to
device performance. For either scan iteration only about
20% of the total defects were stacking faults. Tailoring
the scan will be attempted again in the near future.
The data seen in Table IV is an example of Kodak
trying to align their inspection system with the vendor
inspection system. On each of the three wafers seen,
Kodak’s scan picked up slightly more total defects than
the vendor. All but two of the stacking faults that the
vendor found were detected using Kodak’s inspection
technique. Kodak’s 6220 scan may be slightly more
sensitive to smaller particles on incoming wafers,
because particles down to 0.16 micrometers are
attempted to be detected, versus the vendors scan that
only detects down to 0.18 micrometers.
The most impressive set of data to the vendor and
even Kodak is seen in Table V above. This data is from
a vendor lot split between facilities. The number of
stacking fault defects per wafer for the facility one and
facility two is 5.4 and 0.4, respectively. That was good
news to the vendor when they received feedback from
this data, because it proved to them that their facility 2,
with the newly designed reactors was “cleaner” with
lower stacking fault defects than their standard facility,
facility 1. The vendor has expressed a willingness to
upgrade the equipment in their older facilities to match
the improved performance.
VI. CONCLUSION
It has been established that the stacking faults are
incoming and not process related. The first attempt at
detecting the stacking faults on bare silicon wafers was
ineffective using the KLA Tencor Automated Inspection
Tool (AlT), designed for patterned wafer inspections.
The standard vendor particle inspection system for bare
silicon wafers, the Tencor 6220 Surfscan, is capable of
detecting the stacking faults, and a recipe and scan
method has been developed and implemented. Initial
evaluations show that 20% of the light scattering defects
on incoming silicon are stacking faults.
Once the initial bare silicon scans were completed the
6220 wafer maps were inspected and defects classified
using techniques developed for the optical review
station. Sensitivity of the inherent process scans has
also been assessed. None of the current process scans
detect 100% of initial stacking fault defects. The best
scan detected only V2 of the initial defects. There are a
few outstanding issues including the electrical test
correlation with initial scan results, and optimization of
the 6220 scan recipe. Improved communication with
the vendors has helped in aligning vendor and customer
incoming silicon inspection processes, all in an effort to
aid the vendors in better serving Kodak’s Image Sensor
Solutions Division.
Surfscan 6220
Fig. 9. Stacking fault defect traced through the process.
Fig. 10. Stacking fault defect traced through the process.
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• Capable of 2” -8’ wafers. Scan
• Patterned surface Inspection System.
• 0.09 micron Defect Sensitivity @ 80% capture, bas~~j
on PSL Standards. 0.02 ppm Haze Sensitivity, 0.002 Scan
ppm Haze Resolution. Scan
• Accuracy within 1%.
• XY coordinates. Scan
• Argon Ion laser. Scan
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o 2 0 I 3 0.75 7.69%
o 2 0 I 3 0.75 7.69%
o 2 0 0 2 0.5 5.13%
0 2 0 1 3 0.75 7.69%
2* 2 0 16** 20 5 51.28%
2* 2 0 16** 20 5 51.28%
0 2 0 I 3 0.75 7.69%
0 1 0 0 1 0.25 2.56%
0 2 0 I 3 0.75 7.69%





The amount of dopant of the opposite type to the
specified dopant must be less than 1% of the
specified dopant level, and never exceed l0’2/cm3.
Dopant Boron
Resistivity 0.01 - 0.02 -cm
Orientation <100>
EPI LAYER
Thickness 14.0- 16.0 ~im
Dopant Type p-Type
Dopant Boron
Resistivity 5.0- 6.0 -cm
4 ~Ilphn~ L%I 4~ LS5
4 .IIpIIn~ FSF -. . FpI ~a oth hillook I ~ p~r~IoI, ~,F
p~. ~ 1~
4 thplboo SSI (.ompoond ESF ESFSpiL~
Fig 13. Range of stacking fault of progressive severity.
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I*new SF defects not picked up by 6220
*014 SF defects overlay (picked up) to 6220,
2 new SF defects not picked up by 6220
° 6 SF in streets so wont be picked up by future scan levels
Fig. 12. Stacking fault defect traced through the process.
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Gate Oxide Characterization for Non-Planar
CMOS
Keith H. Tabakman, Student Member, IEEE
Abstract—The objective of this investigation was to
characterize oxides grown on the sidewalls of etched silicon
profiles. Conventional CMOS process technologies were
used to fabricate vertical sidewall capacitors in addition to
planar ones. Sidewall oxidation is a cornerstone in the
development of non-planar CMOS devices such as the
finFET and Vertical MOSFETs. The quality of this oxide
is extremely important, even more so as devices are scaled
such that oxide thicknesses are on the order of a few atomic
layers. In order to obtain insight into the characteristics of
these emerging devices, the effects of a non-planar gate
oxidation must be completely characterized.
For this study optimum process conditions have been
identified based on anisotropy of the silicon etch,
repeatability, and the ability to extract the required
information. Capacitance-voltage (CV) and current-
voltage (IV) characterizations have been performed to
electrically characterize the oxide as well as the associated
oxide charges. Cross sectional SEM analysis was carried
out to investigate the structural integrity of the silicon-
oxide interface.
Index Terms—Vertical Capacitor, Gate Oxide, Oxide
Charges, Emerging Devices.
I. INTRODUCTION
T HE metal oxide semiconductor field effecttransistor (MOSFET) has been in constant
production, modification, and characterization since the
1960’s. The technology has been driven to keep on
pace with the observation made by Gordon Moore in
1965 which states that the number of transistors on an
integrated circuit should double every 18 to 24 months,
now known as Moore’s law [1]. The reduction in device
size to accommodate this mandate leads to increasingly
smaller gate insulator thicknesses. The insulator, almost
exclusively Silicon Dioxide Si02 has been extremely
well characterized, even down to atomic thicknesses.
This is necessary as almost every on-state parameter of
the MOSFET is, in one-way or another, proportional to
the oxide thickness and parasitic charges resident within
the oxide [21.
Manuscript received May 13, 2003.
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The limits of the conventional, planar MOSFET are
quickly becoming realized, and there is much research
activity in the field of non-planar CMOS devices. Some
emerging non-planar devices are the finFET and the
Vertical MOSFET (VMOS), The 2001 edition of the
ITRS roadmap [3] suggests that non-planar devices may
be required as early as 2007. These two devices among
other things feature a gate insulator that is grown or
deposited on an etched profile. The ITRS also suggests
that a high-k dielectric may be used in order to minimize
gate current in the advanced devices. Current work on
high-k dielectrics still uses an extremely thin thermally
grown oxide for interfacial quality. It is important then
to understand the oxidation kinetics as well as the
resulting oxide charges that arise from this process
technology.
Capacitance-Voltage (C-V) techniques as well as
Current-Voltage (l-V) techniques are well suited to
characterize a gate oxide. C-V techniques are
particularly useful in determining oxide charges, which
come in four varieties (see figure 1) [5]. Interface
trapped charges reside at the oxide-semiconductor
interface. These charges can be positive or negative in
nature and usually arise from structural, oxidation
induced, or radiation induced defects or metal
impurities. Fixed charge is found within 2nm of the
oxide-semiconductor interface and comes from silicon
ions trapped interstitially within the oxide. Fixed
charges are positive in nature. Oxide trapped charges
are carriers, electrons or holes, trapped in the oxide as a
result of radiation, avalanche injection, or fowler
nordheim tunneling. These charges are generally taken
to be zero unless the oxide has been put under severe
stress, or has been subjected to radiation such as can be
found in a plasma. Oxide trapped charges can be
negative or positive, but are more likely to be the latter.
The final oxide charge is mobile charge. Mobile
charges are generally metal ions introduced into the
oxide by the processing environment. Generally these
charges are positive in nature, mostly from Sodium and
Lithium. Chlorine is a somewhat commonly found
negative mobilie ion, however negative ions are
generally less mobile, and therefore often are not
included in mobile charge.
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Fig. 1: Location of Oxide Charges
The incorporation of these charges within an oxide
degrade the oxide’s insulating ability, and can lead to
early device failures. One metric used in qualifying the
quality of an oxide is the critical field strength of the
oxide. I-V stress tests are performed to extract this
critical electric field of the oxide. This process is
destructive and must be conducted on test structures.
Finally it is important to be able to observe the film
under test. Cross sectional TEM analysis is best in
viewing, on the molecular scale, an oxide. For the
purposes of this study cross-sectional SEM analysis has
been used to view the cross section of the capacitor test
structures. EDAX analysis can also be used to perform
a compositional analysis of a sample, also useful in
classifying and qualifying an oxide.
A. Process Details
II. PROCEDURE
As this work will fuel research on a VMOS device, a
highly doped substrate was chosen due to low series
resistance. Unfortunately this limits the C-V
measurement capabilities, as quasistatic measurements
cannot be obtained if carriers cannot fully recombine.
Antimony doped (100) orientation wafers with a
resistivity specification of .025-05 Ohm-cm were
chosen due to type and availability.
Positive G-line photoresist (Arch 812) was spun-on
using a SVG 88 track coating system. The process
consists of a dehydration bake with gas phase
introduction of HMDS. The resist is then spun on to a
target thickness is 11 ,600A. The resist is then soft
baked for reflow.
The first level lithography defines the active area of
VMOS devices as well as the “pillar” region of the test
structure capacitors. The sidewall height and perimeter
were eventually used to calculate electrical oxide
thicknesses of the etch-profile oxide. The lithography
was carried out on a GCA 0-line stepper using a clear
field quartz mask. Due to the large size of the devices
the wafers were intentionally over-exposed to assure
total thickness development.
Again the wafers were placed in the SVG 88 track
coat system however on the develop track this time. The
resist is developed using a spin-puddle technique prior
to hard bake.
The pillar must then be etched. As this study intends
to recreate the processes associated with VMOS and
finFET devices, a RIE etch is required for adequate
sidewall angle. The Drytek 482 quad-chamber RIB
system was used. Chamber 2 is used for silicon etching
using a combination of SF6 and CHF3. This particular
chemistry was used in order to obtain an anisotropic
profile. The CHF3 is used in order to create a sidewall
polymer to aid in anisotropy. Due to this a substantial
post-etch clean is required to remove the polymer. The
crystalline silicon was etched to a depth of 2.25~im in
order to produce a significant increase in capacitor area
for electrical parameter extraction.
Following the etch a modified RCA clean is
performed to clean the wafers surface, remove the
sidewall polymer, and to create a hydrophobic surface
for proper gate oxidation. A 50:1 HF solution was used
last in order to remove any oxide grown by the hydrogen
peroxide in the APM and HPM baths in order to assure
a hydrophobic surface.
Immediately following the RCA clean, the gate oxide
was grown using a Bruce horizontal furnace. The tube
used was specified solely for dry oxidation, and a Trans
LC clean was performed within one week of the oxide
growth. The standard 200A “SMFL” recipe was used.
The wafers were introduced into the furnace at 700°C,
and ramped to the process temperature of 900°C. A
diffuser was placed on the source side of the quartz
wafer boat to aid uniformity.
As to prevent environmental defects from entering the
oxide, the wafers were immediately placed in the ASM
6” LPCVD tool. Polysilicon was used as the top contact
in order to eliminate the Ohance of spiking associated
with metal top contacts. 3000A of polysilicon were
deposited using SiH4 at a base pressure of roughly
1 8OmTorr. Again a standard “SMFL” recipe was used
with a modified deposition time. The deposition
thickness was chosen to run in parallel with similar
devices.
Following polysilicon deposition a phosphorous spin-
on glass was used to dope the top gate. Phosphorous
was chosen as the dopant due to availability and to
eliminate the possibility of dopant segregation into the
oxide. The phosphorous was spun-on using a manual
hand spinner, calibrated with a strobe light at 4500rpm.
The dopant was then driven in using the Bruce
horizontal furnace n-type tube at 1000°C for 30 minutes.
A buffered oxide etch was then performed to remove
the spin on glass. BOB etches thermal Si02 at a rate of
roughly 1 oooA per minute while deposited glass etches
faster. The spin-on glass was etched for 12 minutes to
assure removal.
A top metal contact of aluminum was then deposited
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by sputtering. The CVC-601 upward sputter tool was
used after a 3-hour pump down. The cold-cathode type
pressure gauge was unable to detect the base pressure of
the chamber prior to deposition. A 5 minute 1250W
presputter was performed to remove any surface oxide
and contamination from an 8 inch Al / 1% Si target.
Aluminum was then deposited at 1250W for 15 minutes
to a target thickness of 2000A.
The SVG 88 track coating system was again for resist
deposition and development. The second level
lithography defines the capacitor top gate and
subsequently the area of the capacitors in addition to the
contact material for the vertical MOSFET devices.
Again the OCA G-line stepper tool was used to expose
the wafers.
Hot phosphoric acid at 50°C was used to etch the
aluminum. The 2000A was removed in approximately 2
minutes. A five minute deionized water rinse was
performed prior to spin-rinse-drying.
Using the resist and aluminum as a mask, the
polysilicon top electrode was then etched using the
LAM 490 Autoetch tool. The LAM 490 is an isotropic
plasma etching system. The etch was performed in SF6
at a process pressure of 26OmTorr. The etch was
completed with endpoint detection with a 40% overetch.
The overetch completes the polysilicon etch in addition
to creating mesa-type isolation to reduce the overlap
fringe capacitance of the test structures.
The resist was then removed in PRS- 1000 resist strip
at 90°C for 12 minutes. PRS-1000 is a chemical resist
strip-removing I 000A per minute.
Following C-V testing one wafer was sintered at
425°C for 20 minutes in the Bruce horizontal furnace
using forming gas (5% H2 in N2).
B. Device Testing
The devices were tested using extensive C-V and I-V
analysis. Due to the substrate doping level, only high
frequency analysis could be performed. The C-V
measurements were taken in accordance with the ASTM
Fl 153-92 standard [4]. As with any C-V measurement
extensive calibration and zeroing of the metrology
system is required.
In order to determine the charge density, often the
flatband capacitance and voltage are often required. In
order to obtain this, high frequency C-V analysis was
performed on all samples. The reciprocal of the square
of the normalized capacitance was plotted versus the
input voltage. The location knee of this curve occurs at
the flatband voltage. Extracting back on a C-V plot the
flatband capacitance can be determined [6] see Fig. 1.
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Fig. 2: Flatband extraction
Fixed charge is generally positive stemming from
structural damages such as ionized silicon within 2nm of
the oxide-semiconductor interface. In order to extract
the fixed charge all other sources of flatband shift must
be eliminated or reduced. Because of this, a sinter must
be peformed prior to extraction. The fixed charge can
then be characterized by equation 1.
(1)
The metal semiconductor workfunction must be
known in order to extract data by this method. Using
degenerately doped polysilicon as the top gate the metal-
semiconductor workfunction can be determined by:
Oms~øj0~56V 2)
Oxide trapped charge can be determined by using
either the etch-off method or the photo I-V method.
However oxide trapped charges are generally only a
concern in devices subjected to radiation and electrical
stresses.
Mobile charge is extracted using a temperature-bias
test. The room temperature — post processing high
frequency C-V curves are first obtained. The sample is
then heated to 200°C for 15 minutes with a bias of 5V
applied. The standard measurement technique requires
an applied field of >IMV/cm. The sample is then
cooled to room temperature with the bias continuously
applied. A repeat of the C-V measurement is done and
—
128
Tabakman, Keith H. 21 ~ Annual Microelectronic Engineering Conference, May 2003
=
Interface charge is often characterized by a change in
minimum capacitance between low and high frequency
C-V measurements. Due to the substrate doping of
these capacitors, a high frequency method must be used.
The Terman method is a suitable room temperature,
high frequency test. A non-parallel shift in the C-V
curve results from the presence of interface trapped
charge. This charge can be extracted by the following
equation. Unfortunately the Terman method of
extraction is limited to interface charge energies away
from the band edges. Many interface-trapped charges
however reside at an energy state near the band edge.
Q çd(M’~)
q dç~~
I-V analysis is useful in determining the critical field
strength of an insulator. To extract the field strength the
device under test is placed in series with a large
resistance. The potential across the circuit is then
ramped to a voltage significant enough to break through
the oxide. Plotting current versus voltage a spike in
current will be observed (see figure 3) at the point where
this occurs. A second voltage sweep can be added to the
plot. The difference in voltage between the breaking
point and a comparable current on the appended plot is
the critical potential drop across the oxide. This divided
by the oxide thickness gives the field strength of the
dielectric.
C. Cross Ssectional Analysis
While electrical oxide thickness can be derived from
the accumulation capacitance measured by C-V
techniques, it is often beneficial to directly observe the
C
A
Fig. 4: Cross Sectional SEM and EDAX analysis
III. ANALYSIS
See appendix A for examples of plots obtained.
A formula was derived for extraction of electrical
oxide thickness. The resulting thicknesses for multiple
vertical shapes are summarized in table I. The values
given is the extracted oxide thickness of the vertical-
only regions of the devices.
tox__c - C
VMOS—C MOS—C





Assuming the square-shaped devices are perfectly
parallel and perpendicular to the wafer flat, oxidation
kinetics suggest that these shapes should have the lowest
oxidation rate while the diamond shape, 450 off from the
square shapes should have a slightly higher oxidation
rate. This is obviously not the case suggesting either a
different crystal orientation for each. Notice in figure 4
the spacer-like profile at the bottom of the pillar, the
the shift is noted. The mobile charge can be determined
by equation 3.
device under test. In order to view the dimensions of the
devices in this study a cross sectional scanning electron
microscope is required.
(3) The wafers were cleaved along the <100> direction
through the vertical capacitor devices. Cross sectional
SEM images were acquired. EDAX analysis was then







Fig. 3: critical field extraction
Table 1: Electrical Oxide Fhickness of Vertical Oxide
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orientation of this profile could easily alter the extracted
thicknesses.
Since all shapes were processed in parallel, on the
same substrates, with only crystal orientation as a factor,
the orientation must be the source of the electrical oxide
thickness variations.
The mobile charge was extracted to be 5.779El1cm~2
which is smaller then reported previously [7). This is
most likely due to the use of a polysilicon top electrode
as opposed to an aluminum top electrode used in [7].
The mobile charge was found to be positive suggesting
an alkali metal contamination such as Sodium or
Lithium. A non-parallel shift was observed during the
temperature bias testing suggesting interface trapped
charge was also present.
The Teaman method of extracting interface-trapped
charge yields a value of 2.88E12cm2, which while high
is not outside of the realm of reason. The interface-
trapped charge was also found to be positive. As this
value is an order of magnitude larger then that of the
extracted mobile charge, it follows that metal
contamination is not the root cause of interface trapped
charge for the vertical capacitors.
Fixed charge was found to be 2.556E-1lcm~2
suggesting that this charge accounts for the least of the
oxide charges. This stands to reason as fixed charge is
confined to within 2nm of the silicon-oxide interface,
and is generally due to interstitial silicon atoms.
However, the sign of the fixed charge is negative.
According to [6] fixed charge is always positive,
suggesting an error in extraction. This is believable as
the error associated with fixed charge extraction derives
from error in the metal-semiconductor work function
which was calculated based upon the assumption that the
polysilicon was degenerately doped, and the substrate
was doped at lEl8cni3.
The field strength of all devices is summarized in
table 2. The strength of each oxide is just below
4.OMV/cm. A high quality oxide has a field strength of
1 OMV/cm suggesting that the etched profile and the
charges associated with the oxide weaken the dielectric.
While the values reported are low, they may still be
suitable for low voltage device operation.
Avg. Field 3.9MV/c 3.4MV/c 3.8MV/c 3.5MV/c
Strength m m m m
Table 2: Field Strength
IV. CONCLUSION
Oxides grown on the sidewalls of etched silicon
profiles were characterized. The devices showed
degraded parameters and increased charge levels when
compared to conventional planar capacitors. The
average breakdown strength of the thermally grown
oxides are between 3.4MV/cm and 3.9MV/cm. The
total oxide charge is on the order of 3El2cm2. While
these values are unacceptable for manufacturing
robustness, they are acceptable for low voltage research
on advanced structures.
Follow up studies should be conducted to minimize
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Process Metrology for Ultrathin
Gate Dielectrics
Julien Buisson
Abstract— One of the major challenges is to be able to
grow and accurately measure such thicknesses of gate
oxides. In addition, the gate oxide thickness may change
during the polysilicon deposition, which is important to
measure from the device point of view. The use of variable
angle spectroscopic ellipsometer (VASE) has been shown to
provide a technique for directly measuring the thickness of
the oxide underneath polysilicon.
The objective of this study Is to use VASE (energy range
from 0.78 eV to 6 eV, which corresponds to wavelengths
from 200 to 1600 nsn) to measure ultra thin silicon dioxide
layers with and without polysilicon. Thin oxides have been
grown under different experimental conditions in a
furnace. The first set of wafers had only native oxide, the
second set of wafers followed a five minutes soak, and the
third one followed a ten minutes soak at 750 C in dry
oxygen. A 430 nm polysilicon layer has been deposited on
these wafers by low pressure chemical vapor deposition
(LPCVD). To extract useful information, a model is
constructed that describes the sample structure. It has
been possible to measure thin oxides without the
polysilicon. With polysilicon, however, problems are
encountered. The optical constants change significantly
with polysilicon processing conditions and the model must
be adjusted to take into account these changes. The
effective media approximation (EMA) is often used that
describes mixing of two phases — crystalline and
amorphous. After experiment, we found that something
changed in the oxide during the polysiicon deposition. It
can either be the thickness of this oxide, or some
contaminants can be incorporated between the oxide and
the polysilicon, changing the refractive index.
Index Terms— Airborne contamination, Ellipsometry,
Polysilicon, Thin oxides, Wavelength.
I. INTRODUCTION
IN the near future years, the size of the devices willcontinue to shrink, and this will g faster and faster.
Consecutively, gate oxide thicknesses for the CMOS
technology will dramatically shrink, maybe down to 15
nm according to the ITRS (International Technology
Roadmap for Semiconductors) Roadmap. In order to
grow accurate oxide thicknesses, and to be able to
measure them, we have to find new ways of growing
oxides. Indeed, new problems will be encountered, such
Manuscript received May 22, 2003, Julien Buisson is an exchange
student at RIT from the National Institute of Applied Science (INSA),
Rennes, France
as Molecular Airborne Contamination (MAC) for
example. This could lead to completely change the
oxide thicknesses, and have completely different results,
and performances of the devices.
In this paper, we are going to describe this problem, and
propose a new method to anneal it. This method is based
on a polysilicon deposition to avoid MAC
contamination. We will also see that how we can
accurately measure the oxide thickness underneath the
polysilicon.
II. THIN FILMS AND CONTAMINATION
As we already said, even a light contamination
is very bad for thin films, due to the very small
thickness, a very little change in this thickness can be
huge compared to the original thickness of the film.
Let’s see where this contamination could come from.
The cleanroom, as clean as it can be, contains a very
little amount of impurities that can be harmful for IC
processing, such as dust, Na atoms, or impurities in
water (deionized water), but contains organic molecules
and compounds, for example due to the human presence,
and the human breathing. These adsorbed contaminants
appear to be organic compounds because they can be
removed by rinsing with an oxidizing agent. While
cleanroom air may be particulate-free, it can have higher
levels of molecular organic contaminants than office
environments because of volatile process chemicals used
in the cleanroom, and because of the more frequent air
circulation through organic filter media that is used to
trap particulates. [1]
The air also contains 20 % 02, and 80 % N2, like
“regular” air. These are the components of what we call
the airborne contamination. Indeed, a wafer with very
thin oxide exposed to such an environment can see an
additional growth of oxide, or the oxide properties
changed (thickness, refractive index). The old processes
grew the oxide in a separate tool than the polysilicon
growth. This induced that the wafers were in contact to
the ambient in the cleanroom, allowing the absorption of
Molecular Airborne Contaminants. These contaminants
have been shown to have a negative effect on gate oxide
integrity, and they are also known to cause the measured
thickness of the gate oxide to increase over time. The
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opportunity to grow both the gate oxide and the
polysilicon in the same tool (same vacuum environment)
allows to speed up the growth peed of both the oxide
and the polysilicon, and avoids the deposition of MAC
contaminants between the two layers.
ill. PROCESS CONTROL REQUIREMENTS
Precisely controlling the thickness of ultrathin gate
dielectric film is critical for high-yield advanced-
generation semiconductor manufacturing. [Ij
One way to achieve more repeatable metrology
measurements of gate oxide thickness is to clean the
wafer immediately before every measurement. A fully
effective cleaning procedure, whether chemical or
thermal, must be carefully controlled and can take 5-15
mm or more. Even then, very stable measurements are
hard to achieve because the rate of apparent film growth
is much faster (up to 0.1 nmfhr) immediately after
cleaning. This can make the required repeatability of
0.006 mn (Data from the ITRS Roadmap) difficult or
impossible to attain because this growth can place doubt
in the accuracy of the measurements. In addition,
cleaning some wafers to achieve stable metrology leaves
the remaining wafers with organic contaminants that
may have the potential to cause defects in the ultrathin
oxide layer.
Many manufacturers are now fabricating
polysiliconlSiO2 gate structures using cluster tools that
offer separate process chambers that are linked by an
isolated vacuum chamber containing a robot that
transfers wafers between chambers. These gate-stack
cluster tools form both the gate dielectric and the
polysilicon gate electrode without exposing the ultrathin
gate oxide to MACs in the cleanroom environment.
in traditional batch processing, after the gate oxide is
grown, the wafer may be stored for minutes, hours or
even days before the polysilicon gate electrode is
deposited in a separate processing tool. In addition to
the problem of MAC adsorption during these holding
times, both processing steps require handling of the
wafers, Errors may result either from improper handling
or improper processing. As an example, a batch of
wafers may accidentally be put through the polysilicon
deposition chamber twice. The double deposition of
polysilicon requires the whole batch of wafers to be
scrapped. In cluster tools, all the handling is done by
robots, reducing the potential for human error. [1]
iv. OXIDE GROWTH
In this section, I will explain how the oxide was
grown for our experiment. We used the Bruce furnace to
perform this growth, with a recipe that was already used
in the RIT SMFL (Semiconductor and Microsystems
Fabrication Laboratory). The recipe was the following.
The temperature was the same for all the wafers, and
was fixed at 750 C in a dry 02 ambient. We will
fabricate three sets of wafers. One won’t follow any
treatment in the furnace, but will be exposed at the
cleanroom’s air, so will develop native oxide due to, as
we said before, the 02 ambient contained in the
cleanroom’s air. A second one will follow a five minutes
soak with this recipe, and the last one will follow a ten
minutes soak.
After that, polysilicon will be deposited using an
LPCVD (Low Pressure Chemical Vapor Deposition)
tool. During this step of the process, the gas that is used
is Silane (SiH4), and the temperature is 600 C.
Let’s see the treatment that we will do to the wafers that
we’ll use:
TABLE 1
TREATMENT OF THE WAFERS.
Wafer ID Oxide Poly
I Native None
2 5 minutes None
3 10 minutes None
4 5 minutes 4300 A
5 10 minutes 4300 A
Thanks to the experiments that have been carried out
before, we expect a thickness of 15 A for the native
oxide, 30 A for the wafers that have followed a five
minutes soak, and 40 A for the wafers that have
followed a ten minutes soak.
This knowledge of the expected results given by our
recipe will allow us to see if our results are consistent,
and to see if our measurement is meaningful or not.
Furthermore, the expected polysilicon thickness with the
recipe we used to grow it is approximately 4300 A.
V. METROLOGY FOR ULTRATHIN OXIDES UNDER
POLYSILICON
A good solution to measure such oxides is to
measure the thickness underneath the transparent
polysilicon. [Ii Multi-wavelength laser ellipsometry and
new algorithms developed at Rudolph Technologies
make possible accurate and repeatable measurements of
gate oxides as thin as 2.0 through ~‘-150 nm of
polysilicon. This method has the added benefit of
simultaneously measuring the integrity of the entire gate
structure. All measurements presented in this article
were made using a Rudolph Technologies S200-ultra
ellipsometer having multiple laser wavelengths, variable
spot size and the ability to simultaneously acquire data
at multiple angles of incidence. In our experiment, we
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are going to use the J.A. Woollam VASE ellipsometer.
(VASE = variable angle spectroscopic ellipsometer).
This one has the following properties. The light
provided has a wavelength range from 200 to 1600 nm,
which corresponds to energies from 0.78 to 6 eV.
Furthermore, the spot size is very small, which allows
minimizing the error due to the spot. [2]
A sketch of the ellipsometer is given appendix 1.
The light is randomly polarized when it goes out from
the laser. The polarizer changes the polarization of the
light and provides planar waves. The quarter-wave plate
also changes the polarization of the light, and the beam
becomes elliptically polarized. This elliptic light will go
to
the sample, and go deep into the polysilicon, depending
on the wavelength of the light at the moment. After
reflection, we will have once again planar waves, which
will go through the analyzer and be detected or not by
the detector. We will have a detected intensity that
varies with the wavelength. Let’s write down the
intensity of the light in the detector:
Ei Pmple}1”~R
L~~JL~JL JLAIIJ
We know everything here but the sample parameters.
That’s our unknown. Our ellipsometer will give us
experimental values for b~ and ‘1’, which will be
compared of theorical values given by the model. These
are directly linked to the Fresnel coefficients for the
sample, which are themselves dependant on the
refractive index of the different layers that are present
on the wafer, the refractive index of the substrate, and
the thicknesses of the layers. These are complex
numbers, which are like:
R*exp(iA)
where R is a real number proportional to tan ‘-P.
Then, we’re going to see if the values (theorical and
experimental) match. If it is the case, the model will be
able to extract the thickness of the oxide if we know all
the other parameters (refractive index of the oxide, the
polysilicon, and the substrate, and the thickness of the
polysilicon).
If the values don’t match so well, we will have to be
careful before concluding, because the results will be
maybe inaccurate.
A model is essential to be able to extract the data that
we need from the ellipsometer measurements. This is
true every time we use an ellipsometer. So, the accuracy
of this model is essential to make our measurement
meaningful. We are slaves of this model, and if the
model that we use is inappropriate, we’ll have to think
about a new one to get better results.
VI. RESULTS AND DISCUSSION
We got results from the model like presented in
appendix 1 for each wafer. (fig. 2 and 3)
We can see that the results given by the model are
consistent at short wavelengths, but not so much at
longer wavelengths. This can be due to a lack of
accuracy of the model. Indeed, maybe the model is more
accurate at short wavelengths than at longer
wavelengths.
Once again, we can say that our results are strongly
dependant on the model.
To have a better idea of the accuracy of the model, let’s
take a look at the thicknesses given by the model when
we enter the refractive index of the polysilicon, the
oxide, the substrate, and the thickness of the polysilicon
TABLE 2
RESULTS OF THE MODEL.
Wafer ID Oxide Poly Oxide
thickness (A)
I Native None 18.6 +- 0.3 A
2 5 minutes None 29.5 +- 0.2 A
3 lOminutes None 35+-0.IA
4 5 minutes 4300 A 53 +- 23 A
5 lOminutes 4300 A 106+-27A
We can first note that the results are not consistent with
and without polysilicon. This can be due to the problem
of model, of which we talked before, or that can be a
process problem. Indeed, we also note that the results
with polysilicon are way farer from the “expected
results” than the results obtained with the wafers that
have no polysilicon on top. This could mean that the
model is not so bad, but the wafers were “altered” while
growing the polysilicon.
To explain that, we can make hypothesis on what’s
happening in the LPCVD tool. First, we can say that,
even with a good vacuum in the tool, there are still
oxygen atoms remaining. Let’s calculate how many:
The base pressure for this tool is approximately 1 E-2
Torr. This corresponds to 2E19 air molecules per cm3.
But we know that there is 20 % 02 in the air, so at the
base pressure of the LPCVD tool, there would be
approximately 6E18 02 atoms per cm3. At 600 C, this
can be enough to grow some oxide on top of the thin
oxide we grew in the Bruce Furnace.
So, maybe some more oxide is grown in addition to
our thin oxide in the LPCVD tool.
Then, our wafers have been in contact with the
cleanroom during their trip from the Bruce Furnace to
the LPCVD tool. This has maybe led to incorporate in
the oxide the MAC contaminants that we talked about
before.
Indeed, incorporating contaminants in the fresh grown
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thin oxide can change its optical and mechanical
properties, such as the refractive index for example.
That’s what will have our interest here. To run the
model that gives the corresponding thickness from the
measurements of the i~ and P by the ellipsometer, we
have to give the refractive index of the oxide and the
polysilicon. But if the refractive index of the oxide
changes, the model will give us false results, just
because this parameter is not accurate.
So, maybe the refractive index of the oxide is
changed by incorporation of the MAC contaminants,
which leads to false modeled results.
VII. CONCLUSION
As a conclusion, we can first say that this
ellipsometric system can work to measure thin oxide
thicknesses, and maybe it works through polysilicon too.
We can say that, because we had quite good results,
compared to what we expected, when we measured the
oxide thickness, even the native oxide, with no
polysilicon on top. This is a good point. We can also say
that, even if it’s not very accurate, we managed to
measure something with the polysilicon on top. This is a
good point too, because maybe what we measured is the
actual thickness of the oxide there was under the
polysilicon (if some additional oxide has been grown in
the LPCVD tool), or maybe the measurement is false
due to a modification of the properties of the oxide (if
there is incorporation of MAC contaminants between the
oxide growth and the polysilicon growth). In both cases,
the ellipsometer has measured something, and it’s in the
worst case only a matter of inadequate model. This is
easy to fix.
So as a complementary work that can be done on this
project, one can make other experiments in the LPCVD
tool to see what’s happening in there. For example, an
experiment that can be done is to put a wafer with native
oxide, which we know the thickness, and to see what is
the wafer like after a run in the tool. This hasn’t been
done during the senior design, because of a lack of time.
Maybe we will have results that match with what we got
in this project with the polysilicon on top of the oxide on
the wafers. In this case, we will be able to affirm that
there is actually something happening in the LPCVD
tool, and, even if we don’t know accurately what, a big
number of such runs will allow us to estimate, with the
help of statistics, how much the results we get are
inaccurate, and make the correction each time.
Another thing that can be done is to try not to put the
wafers in contact with the cleanroom’s air between the
tools, and see how much this parameter is involved in
the inaccuracy of our results. But this is less easy to
carry out, and maybe it won’t give us many interesting
results.
APPENDIX
Appendix 1: Scheme of the ellipsometer VASE.
Appendix 2 Resultsfor waftr number 6 (5 minutes
soak, no polysilicon on top).
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Analysis and Modeling
of Polysilicon Critical Dimensions
Jasper P. Munson
Abstract— The objective of the project was to evaluate
polysilicon CD etch bias as it was affected by etch time,
measurement feature within the exposure field, and the
product being measured.
Characterization of the trends has generated a
summarizing model that uses etch time, measurement
feature, and product type as significant factors in
determining polysilicon CD etch bias. Etch time was found
to be a continuous factor, while measurement site and
product type were categorical. Measurement Site A was
found to be independent of measurement Site B,
independent of Site C, etc., as well as Product 1 was found
independent of Product 2. ~Vhen tested with JMP
Statistical software the generated model produced an R-sq
Adj. =0.96. A comparison of modeled values with collected
data for several different combinations of conditions
showed a maximum difference of 6% on a normalized
scale.
I. INTRODUCTION
FUNDAMENTAL CMOS technology uses dopedpolysilicon gate material as a self-aligning mask for
source and drain implants. Lithography and
subsequent etch processing steps define the critical
dimensions of these polysilicon lines, which define the
physical parameters of the transistors. Slight variations
in these line widths have a direct impact on the electrical
performance of the chip. Devices within the same
exposure field should have constant CDs; variations,
however, in electrical properties indicate a disparity in
CD. Of similar concern was a variation between CD
measurements of specific features from different product
types.
Recent electrical tests have shown variations in
several MOSFET devices, Several suspected causes
were investigated, with most indications pointing
towards gate lengths being off target. The drain current
of a transistor in saturation mode is dictated by the
equation (1).
‘D =~c~[(~~ _~)v~~,_f~~’a1 *[~ +~v~ -~J (1)
The physical dimensions, length and width, directly
impact the drain current capabilities of the device. A
review of mid-process polysilicon critical dimensions,
however, showed the gate length values to be on target.
The suspected cause of the phenomena is a disparity
between mid-process CD test features, which are often
in the scribe lines, and intra-field devices. Off-target
electrical properties have been found for multiple
devices within a given exposure field, with some being
high and some being low. Comparisons of the same
device from different product types also show variations
in electrical properties.
An experiment was designed to test these theories
through extensive measurements of photoresist CDs and
post etch polysilicon CDs. CD shrinkage thru etch bias
was monitored. Several different measurement locations
were measured across three different product types.
A. Goal
11. GOAL AND OBJECTIVE
The goal of the experiment was to gain an
improvement of polysilicon CD control, in the hope that
this would improve control on MOSFET drain current
and thus bring device parameters closer to the designed
values.
B. Objective
The objective of the experiment was to perform an
evaluation of polysilicon CD etch bias as it is affected
by Etch Time, Measurement Feature, and Product Type.
III. EXPERIMENTAL PROCEDURE
The provided lot of three wafers was processed
according to Process-of-Record (POR) specifications up
to the polysilicon photolithography step. The wafers
were then exposed at the standard illumination
conditions with a dose chosen so that a specific resist
critical dimension was achieved. On a normalized scale
the resist target had a value of 1,00.
CD measurement routines, or jobs, were then created
on two different Scanning Electron Microscope tools;
the Opal 7830 and the KLA 8250 CD-SEMs. The Opal
was used to measure three measurement sites per
exposure field: TEST-ISO, TEST-DEN, and ALT-ISO,
all of which are scribe-line features. The Opal was set
to collect data from 9-fields on the wafer. The KLA
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8250 was used to measure six locations per exposure
field; the same three scribe-line fields as measured by
the Opal, as well as three locations intra-field. These
three locations were either LOGIC-ISO, LOGIC-DEN,
and SRAM, or SITE-A, SITE-B, and SITE-C. The
different product types measured did not all have
equivalent LOGIC and SRAM features. The KLA was
used to collect measurements at all fields on the wafer.
Data was then collected with both measurement tools.
The results from the scribe-line features were then used
as a means of comparing the two tools. The Opal 7830
was the tool of record for several CD measurements
throughout the fabrication process, and thus it was
desired that the KLA 8250 produced similar results.
The KLA had greater capabilities, with the most notable
being faster data collection times and better pattern
recognition capabilities. By adjusting the KLA settings
so that it produced comparable results with the Opal it
made the systems interchangeable for the measurements
in this project, as well as for future measurements.
The wafers were then etched with the standard POR
recipe for polysilicon etch, with the exception of the
“Etch Time”. A 1-variable DOE of Etch Time was
conducted with it set at —25%, 0%, and +25%.
Following the etch the wafers were moved thru the
standard process, which included a wet clean that
removed any residual photoresist.
Measurement jobs were created for the post-etch
wafers using the same measurement locations as
described previously for resist critical dimensions. This
round of measurements was collecting data directly from
the features in the polysilicon.
Post-etch CDs were collected, and then a comparison
of the two CD-SEMs was conducted again. Images of
the post-etch measurement sites can be found in the
Appendix as Figures 1-8.
CD Bias was then calculated for each measurement
location, where
Bias = (polyCD) — (resistCD).
All of the resist CD, poly CD, and Bias data was then
compiled and stored in one .JMP file for analysis with
JMP statistical software.
This entire process was repeated for three different
product types: Planet, Product, and Engineering Test
Vehicle.
IV. ANALYSIS AND RESULTS
The preliminary study of the two measurement tools
revealed that for photoresist CD measurements the Opal
7830 and the KLA 8250 were equivalent, but for the
poly CDs a significant difference was noted. The
normalized data showed a difference of 7.3% between
the two systems measurements of TEST-ISO poly CDs,
with the KLA values being smaller than the Opal values.
The offset setting, which dictates where on a line’s slope
the KLA will start measuring, was changed slightly to
where the normalized error was reduced to 1.4%.
An individual analysis was then conducted for the
three data sets, one for each product type. Mean and
standard deviation were calculated for each
measurement site per wafer. In this manner it was easy
to see if the expected trends were present: for resist CD,
for a given device, the three wafer means and sigmas
were expected to be constant; for poly CD the three
wafer means were expected to drop as etch time
increased with the sigma holding constant; and the CD
Biasf was expected to increase as the etch time
increased. Table #1 below shows an example of this
analysis as it was applied to the “Planet” product type.
TABLE I: PLANET MEAN DATA
The CD Bias data for each measurement site, for all
three wafers, was then combined into a single file.
Resist CD Mean b Feature b Wafer
Wafer ID Target N lEST-ISO ALT-ISO SITE-B
Planet-Ol 100.00 44 96.70 91.63 93.18
Planet-02 100.00 44 96.80 91.51 94.55
Planet-03 100.00 44 96.50 90.84 93.97
PoIy CD Mean by Feature by Wafer
Wafer ID Etch Time N TEST-ISO ALT-ISO SITE-B
Planet-Ol -25% 44 83.48 77.43 78.07
Plartet-02 0% 44 80.44 74.50 76.11
Planet-03 +25% 44 75.36 69.38 72.13
Poy CO - Resist CD Bias by Feature by Wafer
[ Wafer ID Etch Time N TEST-ISO ALT-ISO SITE-B
[Planet-Ol -25% 44 -12.85 -13.52 -15.28
[f!~et-02 0% 44 -16.31 -16.99 -18.44
[Planet-03 +25% 44 -21.14 -21.46 -21.84
Using iMP software CD Bias was modeled as a linear
function of etch time. Six equations were generated, one
for each measurement site. An example of the JMP
generated analysis is shown below as Fig. I. The R-sq
Adj. Value = 0.92 indicates that the model represents
92% of the data, which is a good fit. The Prob > ti
values show that both the intercept, or offset, and Etch
Time parameters are significant factors in the model.
Using c~=.05, a Prob > t~ value that is less than .05 is
statistically significant, which indicates that both of
these parameters are significant. The generated
equations for each measurement site were then used to
calculate projected values across an acceptable range of
etch times. A plot of the calculated values shows the fit
line, equivalent to the line plotted in Fig, I. The fit lines
for all of the measurement sites are plotted together. Fig.
2 shows this plot for the “Planet” product type. From
this representation it is clear that all sites behave with a
similar trend, or slope. The offsets do differ however.
The TEST-ISO feature is fairly well centered among the
group. The ALT-ISO site appears to be a slightly better
representative of the group, but the two are very close.
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Fig. 2. JMP Plot of All Fit Lines in Planet Lot
A comparison of the trend lines for ALT-ISO from all
three product types can be seen in Fig. 3 below. The
slopes of the three fit models are close, but a difference
in offset is apparent. From this plot it is clear that the
suspected variation from product to product does exist.
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Fig. 1: JMP Linear Model of Planet TEST-ISO
Fig. 3. ALT-ISO Fit Lines for All Product Types
The final step in the analysis process was to put the
projected values for all of the measurement sites, for all
product types, into one file. This combined data set was
modeled using Etch Time, Measurement Site, and
Product Type as predictor values. The resulting analysis
is shown below as Fig.4.
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Fig.5. Prediction Profiler
The measured value for ALT-ISO for the “Planet”
product type at an etch time of 0% was —16.99. The
predicted value given by the global model is —16.983; an
error of 0.041%.
V. CONCLUSIONS
The presented results, from exhaustive measurements,
indicate that suspicions were correct: some features have
critical dimensions that are different from the dedicated
scribe-line test feature, TEST-ISO. It was found true
that certain features do vary from product to product.
By analyzing all of the measurement sites for a given
product type it can be seen that they all act in a manner
similar to the TEST-ISO feature. The offset values may
differ, but they all respond to etch conditions in the
same way. Although ALT-ISO may yield CDs that are
closer to the intra-field devices, the TEST-ISO feature is
acceptable because they all react the same way. It is
now possible to know how big, or small, intra-field CDs
will be by looking at the TEST-ISO value and applying
the documented offset value.
The global model that has been generated has been
proven to be accurate, as it predicts values very close to
the original data. Etch Time, Measurement Site, and
Product Type were all found to be significant predictors
of CD Bias. This should prove to be a very useful tool
for ballpark CD prediction in the future. The desired
TEST-ISO poly CD target can be re-evaluated and
assigned so as to achieve the optimal results for all intra
field devices, as well as improve the ability to choose an
etch time when a specific CD Bias is desired.
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Fig.4. Global Model Analysis
The R-sq Adj. value of 0.96 indicates that the model
represents the data well. All of the parameter estimates
have a Prob > tj less than .05 showing that they are
significant. It should be noted that each of the
measurement site variables, as well as the product type
variables, are nominal variables. Each measurement site
is unique and independent of the others. The parameter
estimates for these variables are treated in a binary
manner. The estimated coefficient is only included in
the CD Bias calculation when a setting of true is chosen.
Only one measurement site parameter can be chosen at a
time.
The Prediction Profiler Plot shown below as Figure E
was used to verif~’ the validity of the global model.
Several combinations of etch time, measurement site,
and product type were imputed to compare the
prediction with the original data collected for the
experiment. A maximum error of 6% on a normalized
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Figure #D LOGIC-DEN
Figure #C LOGIC-ISO Figure #F SITE-A
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Effective Generation Lifetime (tg,eff) And
Surface Generation Velocity (Seff) Extractions
Via Zerbst Plot Analysis
Sylvain Garaud
Abstract—Capacitance vs. time (c-t) characteristics of a
MOS structure show the capacitance change after a pulse
bias is applied which drives the structure first into
accumulation then into deep inversion. Since the time
constant of minority carrier generation is relatively long,
the MOS structure requires time to reach equilibrium after
the pulse bias is applied. Immediately after the pulse bias is
applied, the depletion layer extends more widely then the
depletion layer becomes narrower - the MOS structure
approaches equilibrium as more and more minority
carriers are generated. Finally, the depletion layer reaches
its equilibrium width. This proves charge neutrality. The
C-t characteristics are obtained from this change in the
depletion layer width.
During this project, capacitance vs. time measurements
were made using an external bias source. The system
consists of a probe station located within a dark box, a
Keithley K182 system and a ICS metrics software. The
measured capacitance-time (C-t) data were converted into
a Zerbst plot using the Zerbst equation. The effective
generation lifetime (t5,,~) and the surface generation
velocity (ses) were extracted from the slope and the
intercept of the Zerbst plot. The main problem with this
technique is that times of hundreds or even thousands of
seconds per measurement are not uncommon. One method
of optical excitation to reduce this measurement time was
investigated. We have achieved our goal: setup the pulsed
MOS capacitor recombination lifetime measurement
technique in the JUT test area. Besides this project did not
require the purchase of hardware or additional software.
Finally we have shown that the total measurement time
was significantly reduced by illumination and there was
virtually no error compared to the curve recorded entirely
in the dark.
Index terms—pulsed MOS capacitor, recombination
lifetime, surface generation velocity, capacitance vs. time,
zerbst.
I. INTRODUCTION
rfhis project was done with the help of Dr. SeanRommel. The test ar a at the Rochester Institute of
Technology (RIT) provides a wide range of
measurement solutions to characterize ICs.
Manuscript received May 20, 2003. Sylvain Garaud is an exchange
studentat RIT from INSA, Rennes, France.
Unfortunately new electronic instruments are more and
more complicated and end-users do not want to spend
hours to understand how to perform measurements.
Consequently, we have decided to setup the pulsed
MOS capacitor recombination lifetime measurement
technique in the RIT test area. This famous technique,
associated with a Zerbst analysis, is commonly used to
extract the effective generation lifetime (t5,~ff) and the
surface generation velocity (s~ff) of a MOS.
We are going to do a user manual to perform this
measurement technique. With the procedure, students
and faculty members should be able to perform the
measurement quickly, without spending a long time to
study tool’s documentations.
Moreover the technique will not require costly
additional software or tools.
11. THEORY
The principle of the pulsed MOS capacitor
recombination lifetime technique is a measurement of
the relaxation time of a MOS pulsed into deep
depletion.[ 1]
Capacitance vs. time (C-t) characteristics of a MOS
structure show the capacitance change after a pulse bias
is applied which drives the structure first into
accumulation then into deep inversion. Since the time
constant of minority carrier generation is relatively long,
the MOS structure requires time to reach equilibrium
after the pulse bias is applied. Immediately after the
pulse bias is applied, the depletion layer extends more
widely. Then the depletion layer becomes narrower. The
MOS structure approaches equilibrium as more and
more minority carriers are generated. Finally, thermal
generation returns the device to equilibrium and the
depletion layer reaches its equilibrium width. This
proves charge neutrality. The C-t characteristics are
obtained from this change in the depletion layer width.
Appendix 2 displays the C-VG and C-t behavior of a
MOS pulsed into deep depletion.
The C-t data are generally analyzed using the Zerbst
method which extracts an effective generation lifetime
(t5,Cff) and an effective surface generation velocity (s,ff).
This analysis is based on the Zerbst equation.
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The Zerbst Equation for a p-substrate. [2]
~ Kpx2~hi~ff
di C VgNA Cf ~ C K~ IOXNA
Where r’~ is the generation lifetime, s~ is the surface
generation velocity, C(t) is the measured capacitance, C~
is the capacitance at the equilibrium, C0~ is the oxide
capacitance, n, is the intrinsic concentration, K~ and K~
are the oxide and silicon dielectric constants and NA is
the doping density.
Using the above equation, we can plot
— ~~vs. 1~L — known as the Zerbst plot
dt~C
We can extract t’g and 5eff from the slope and the




K0~ 2fliSeffand the intercept is K~ tOXNA
What is the physical meaning of such a plot?
To be able to understand the meaning of this plot, we
have to look at the following equation where
dQN — qK,e0CQ~N~ dC
di C3 di
represents the thermal generation components.
The thermal generation components of a deep depleted
MOS-C are depicted in Fig.2
(1) Bulk space-charge region (scr) generation
(2) Lateral surface scr generation
(3) Surface ser generation under the gate
(4) Quasi-neutral bulk generation
(5) Back surface generation
The thermal generation components of a deep-depleted




Fig.2 Various generation components in a MOS
capacitor.
Now if we use the identity
2 dC_ d( i ~
C3 di — dt~~.C2
and the Zerbst equation, we can show that
d (c0~~2 dQN
dR~C dt
The Y axis of the Zerbst plot is proportional to the total
electron-hole pair (ehp) carrier generation rate or in
others words the generation current.
The X axis is proportional to the scr generation width.
(C ~
I_L_i ~W—W
To sum up the complicated Zerbst plot is nothing more
than a plot of generation current versus scr generation
width.




The advantage is that we determine a lifetime in the
order of the microseconds by measuring a recovery time
in the order of seconds. But unfortunately, it is also the
main disadvantage of this measurement technique; for
example if tg = 1 ms and (NA/ni) = , we have
approximately tf = 1000 s. This is a perfect illustration
of the major limitation of this technique: the data
acquisition time (C-t).
In order to reduce the measurement time two
techniques have been proposed. The first one is an
increase of the temperature. It is well known that n, the
intrinsic concentration, is strongly dependent of the
Fig.l The Zerbst plot
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temperature. So we can easy understand by looking at
the time magnification factor that as the temperature
increases, n1 increases too. Consequently tf decreases.
We have not studied this method because t’geff ~S
temperature dependent. Moreover above a certain
temperature the quasi-neutral bulk generation
dominates. So the Zerbst Equation becomes false and
the C-t data analysis more complicated. [3]
The second method, to reduce the measurement time,
is to illuminate the device. This optical excitation
creates ehp carrier. We illuminated the device only
during the beginning of the C-t measurement. So the
recovery time is considerably reduced. The Zerbst plot
is shifted horizontally retaining the slope in the
remaining dark portion [4].
III. EXPERIMENTAL PROCEDURE
The reader, who wants to have the complete
procedure of the K182 system [6] setup, can find it in
Appendix I.
We measured a n-substrate MOS, which was done
during winter quarter 2002 at RIT (silicon process lab —
course number 0305 632) at room temperature. The
wafer was lightly doped Nd = 3E14 cm~3, Consequently
the relaxation time expected was short (approximately
ten seconds). The thickness of the oxide was 420 A. The
measurement was performed using the Keithley K182
system [6] in the dark and in two optical excitation
states: Intensity I (II) and Intensity 2 (12). When we
directly illuminated the MOS with a lamp, the MOS
reached instantly the equilibrium and the lifetime
extraction was impossible. So we needed to a very
smooth luminosity. For 11 we have just opened the box
with a light turned on at the back of the test area. For 12
we have done exactly the same thing, but we have
slightly increased the luminosity of the room. We
applied a voltage of 5V during 5s and we swept to —5V
during 50s. The oxide capacitance was C0,, = 0.3 834 nF.
We used a frequency of 100 KHz. We acquired 250
points at a reading rate of 24 rdg.
We used Microsoft Excel to analyze the C-t data
(experimental C-t curves fig. 1). Two methods are
possible to plot the derivative of the Zerbst analysis.
The first one is to fit the C-t curve with a polynomial
approximation. The second one is to plot (C,,,,/C)2 vs.
time. We fund the d((C0,,IC)2 )/dt values by using the
function SLOPE of Excel and the mathematical
definition of the derivative
This method needs to have C-t with a very small noise
or to treat the data with some mathematical tools to
reduce the noise. In our case the two methods gave the
same result.
IV. RESULTS AND DISCUSSION
Fig. 3 displays the Capacitance vs. time characteristics
for the n-substrate MOS taken with and without optical
excitation. The effect of the illumination appears clearly.
During the illumination the MOS, the thermal generation
is faster. So the capacitance increases faster too. When
we turn off the light, the C-t characteristic slope
becomes as in the dark. The correct lifetime will be
obtained only if it will be extracted from the “dark
portion” of the C-t characteristic. Besides by increasing
the light intensity, we can observe that the reduction of tf
is greater.
Fig. 3 - Capacitance vs. time characteristics for the
n- substrate MOS taken with and without optical
excitation at room temperature.
































Fig. 4 - displays the corresponding Zerbst plots.
We may reduce the measurement time to less than lOs.
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The effective generation lifetime (tg,cff) and the surface
generation velocity (s~ff) ,extracted from the slope and
the intercept respectively of the Zerbst plot (Fig 4), are:
tg.eu1 2.53E-5 s and ~ 0.42 cm.s~1
These values are in the range expected. Textbooks give
values for tgcfr between 1 0~s to I 0~s for quality devices
[1).
V. CONCLUSION
We have achieved our goal: setup the pulsed MOS
capacitor recombination lifetime measurement technique
in the RIT test area without the purchase of hardware or
additional software.
During this project, capacitance vs. time
measurements were made using an external bias source.
The system consists of a probe station located within a
dark box, a Keithley K182 system and a ICS metrics
software. The measured capacitance-time (C-t) data
were converted into a Zerbst plot using the Zerbst
equation. The effective generation lifetime (tg,eff) and the
surface generation velocity (s~ff) were extracted from the
slope and the intercept of the Zerbst plot. The main
problem with this technique is that times of hundreds or
even thousands of seconds per measurement are not
uncommon. One method of optical excitation to reduce
this measurement time was investigated. Finally we have
shown that the total measurement time was significantly
reduced by illumination and there was virtually no error
compared to the curve recorded entirely in the dark.
APPENDIX
[3] D.K.Schroder, “Semiconductor material and device
characterization”, Wiley-lnterscience, New York,
1998.
[4] S.Y Lee, D.K. Schroder, “Measurement Time
Reduction for Generation Lifetimes”, IEEE
Transactions on Electron. Devices, Vol. 46, No. 5,
May 1999.
[5] S.E.Tan, D.K. Schroder, M. Kohno, M. Miyazaki,
“Iron Contamination in Silicon Wafers Measured
with the Pulsed MOS Capacitor Generation
Lifetime Technique”, IEEE Electron. Device
Letters, Vol. 47, No. 12, December 2000.
[6] Keithley documentation center, the latest user
manual for the K182 system available at
http://www.keithlev.com
1. The pulsed MOS capacitor recombination
lifetime measurement - Complete procedure of
the K182 system setup
2. the C-V0 and C-t behavior of a MOS pulsed
into deep depletion.
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Auger Electron Spectroscopy Calibration
Michael David Fattu, Student Member IEEE
Abstract - This study presents a brief introduction to Auger
Spectroscopy with experimental results taken from a
spectrometer donated by Kodak in 2000. The tool has been
calibrated using materials with high electron energy signals,
primarily Titanium and Gold. Analysis of thin film spectra
include the materials Aluminum, Gold, Si~N4, Germanium,
and Tungsten. Depth profile measurements were made
using a groove-etch technique and ion bombardment
sputtering of a multi-layer metal stack. Future work will
involve enabling x-Ray spectroscopy capabilities of the tool
and increasing sensitivity of measurements.
I. INTRODUCTION
TRENDS in current microelectronic technologycall for thin films to be processed with high
precision and purity. Thin film interfaces and
metallurgical junctions are designed to have specific
qualities that enhance the operating performance of the
devices fabricated, such as mixed junctions like suicide
gates or abrupt junctions like a thin gate insulator. In
order to ihIly understand the characteristics of materials
within a device several measurement techniques may be
employed. Electrical measurements can be used to
determine the operational qualities of a device, optical
measurements of structure may be made through SEM,
but the physical properties require a measurement that can
identify specific elements contained within these small
features. A measurement technique that has the capability
to extract specific atomistic composition from a thin film
sample is Auger Spectroscopy.
II. THEORY
Auger Spectroscopy is based on a phenomena first
reported by Pierre Auger in the mid 1920’s. Elemental
composition can be measured by the detection of the
Auger electron, an energy emission due to the
bombardment of an electron beam with an analytical
volume of—~3xl 0’9cm3.
First an inner core electron is excited out of its energy
state. Another higher level electron from the atom’s
electron shell drops down to occupy the empty energy
state. The release of energy due to the second electron
allows the Auger electron to escape the material. The
measurement spectra of the escape energy is specific for
each element in the periodic table.
Fig I. The Auger Excitation process from a pictoral view of
energy levels within the reaction.
The escaping electrons are subjected to an electric field
as they leave the sample and enter the cylindrical mirror
analyzer (CMA). The inner cylinder of the CMA is held
at ground while the outer cylinder is a computer
controlled negative potential. The negative potential is
varied changing the electric field curving the electrons of
particular energies such that they pass through an aperture
and specific emission intensities are detected.
Auger signals are plotted as electron signal, N(E),
versus the electron energy in eV. The differential of the
plot, dN(E)IdE, arranges the measurement by linearly
clarifying features. If the electron signal is multiplied by
the total electron energy, upper energy signals become
stronger and more readable. Finally by plotting the
differential of this combination, d[ExN(E)jIdE, a clear
display of Auger electron signals in produced. There are
many references available with samples of spectra for
every measurable elemental signal as well as charts of


















Fig 2. Generic spectra that shows the effect of manipulating
measurement data for better clarity.
III. FUNCTIONALITY
Auger Electron Spectroscopy (AES) is the primary
function of the tool. AES identifies elemental
composition by measuring the energies of Auger electron
emissions. The spectrometer is fitted with additional
capabilities that add to the utility of the system. An Ar
Ion sputtering gun is a standard tool in use with Auger
Spectroscopy. Ar sputtering is used to remove surface
contamination and to perform depth profile analysis of
sample materials. The Ar sputtering gun directs a beam
of ions roughly 500 eV to 5keV at the sample. Another
method available to create depth profile measurements is
a mechanical groove etch similar to a groove and stain
junction depth measurement. A groove is made by
applying a round grinding wheel with a known radius of
curvature to the sample. The Auger analytical volume is
-‘lOnm in diameter, therefore very small lateral profiles
are possible with the tool. X-ray Photoelectron
Spectroscopy (XPS) is also a function of the
spectrometer. XPS is similar to AES due to its surface
specific limitation and ability to determine elemental
composition. XPS can also determine chemical state and
bonding information of the sample.
IV. ENABELENG THE TooL
Initially the spectrometer was not functional due to a
failure in a critical power supply. A power interlock
circuit, controlling a power failsafe to the spectrometer,
needed to be replaced. This involved removing the power
unit from the control station and changing a circuit board
within the unit. After fixing the power supply a vacuum
system needed to be connected to the sample air-lock for
introducing new samples to the measurement chamber.
The vacuum system consists of a rough pump backing up
a turbo-molecular pump. Once these systems were
repaired the spectrometer was calibrated. Calibration
consisted of taking sample measurements of specific
elements that possess high electron energy signals and
altering a multiplication factor within the spectrometer’s
LabView control software. If the calibration is not
accurate, these high energy signals may appear at the
wrong electron energy and result in incorrect analysis. A
method to reduce noise when taking measurements is to
signal average by generating information repeatedly over
the same measurement space and averaging all of the
individual traces. A modification is being written into the
LabView software to include signal averaging for a
predetermined number of traces. In order to enable
operation of the XPS function, the anode of the emission
source must be reconditioned or replaced.
IV. CONCLUSIONS
Auger Spectroscopy is operational at RIT. This
measurement method provides compositional information
about thin films. Samples used in this study include Gold,
Titanium, Silicon Nitride, Aluminum, and Germanium.
The tool was calibrated using elements with high electron
energy spectra. Through the use of tools such as ion
sputtering and mechanical etching information on depth
profiles and interfaces can be extracted. Ion sputtering is
useful in that samples are sputtered in the same chamber
as measurements are taken, but etch rates are difficult to
determine. Mechanical groove etching is good, but the
technique creates a great deal of mechanical damage,
reducing measurement reliability.
Measurements of a Germanium silicide sample were
made both before and after anneal, but showed little
change overall. Quantification of measurements is
possible but quite difficult. Auger peak heights depend
on several critical factors including primary beam energy,
sample orientation, and also the energy resolution and
acceptance angle of the analyzer. XPS is not currently
operational, but should be functional with some repair. A
signal averaging option to increase the sensitivity of
measurements is being implemented into the LabView
software package.
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